Effect of P plus Source Pattern in 4H-SiC Trench-Gate MOSFETs on Low Specific On-Resistance

被引:0
|
作者
Jeong, Jee-Hun [1 ]
Jang, Min-Seok [1 ]
Seok, Ogyun [2 ]
Lee, Ho-Jun [1 ]
机构
[1] Pusan Natl Univ, Dept Elect Engn, Pusan 46241, South Korea
[2] Kumoh Natl Inst Technol, Sch Elect Engn, Gumi 39177, South Korea
来源
APPLIED SCIENCES-BASEL | 2023年 / 13卷 / 01期
关键词
silicon carbide; 4H-SiC; trench-gate MOSFETs; 3D-simulation; design consideration; specific on-resistance; forward blocking; figure-of-merit; DESIGN; 4H;
D O I
10.3390/app13010107
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
Novel 1.7-kV 4H-SiC trench-gate MOSFETs (TMOSFETs) with a grid pattern and a smaller specific on-resistance are proposed and demonstrated via numerical simulations. The proposed TMOSFETs provide a reduced cell pitch compared with TMOSFETs with square and stripe patterns. Although TMOSFETs with a grid pattern reduce the channel area by approximately 10%, the cell density is increased by approximately 35%. Consequently, the specific on-resistance of the grid pattern is less than that of the square and stripe patterns. The forward blocking characteristics of the grid pattern are increased by the reduced impact ionization rate at the P/N junction. As a result, the figure-of-merit (FOM) of the grid pattern is increased by approximately 33%.
引用
收藏
页数:9
相关论文
共 50 条
  • [41] Trench oxide protection for 10 kV 4H-SiC trench MOSFETs
    Rashid, SJ
    Mihaila, A
    Udrea, F
    Amaratunga, G
    PEDS 2003 : FIFTH INTERNATIONAL CONFERENCE ON POWER ELECTRONICS AND DRIVE SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2003, : 1354 - 1358
  • [42] Low on-resistance 4H-SiC UMOSFET with local floating superjunction
    Goh, Jinyoung
    Kim, Kwangsoo
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2020, 19 (01) : 234 - 241
  • [43] 12-kV p-channel IGBTs with low on-resistance in 4H-SiC
    Zhang, Qingchun
    Das, Mrinal
    Sumakeris, Joe
    Callanan, Robert
    Agarwal, Anant
    IEEE ELECTRON DEVICE LETTERS, 2008, 29 (09) : 1027 - 1029
  • [44] Quasisaturation Effect and Optimization for 4H-SiC Trench MOSFET With P plus Shielding Region
    Fu, Hao
    Wei, Jiaxing
    Wei, Zhaoxiang
    Liu, Siyang
    Ni, Lihua
    Yang, Zhuo
    Sun, Weifeng
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (09) : 4550 - 4556
  • [45] 4H-SiC lateral double RESURF MOSFETs with low ON resistance
    Noborio, Masato
    Suda, Jun
    Kimoto, Tsunenobu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (05) : 1216 - 1223
  • [46] Channel mobility and on-resistance of vertical double implanted 4H-SiC MOSFETs at elevated temperatures
    Rumyantsev, S. L.
    Shur, M. S.
    Levinshtein, M. E.
    Ivanov, P. A.
    Palmour, J. W.
    Agarwal, A. K.
    Hull, B. A.
    Ryu, Sei-Hyung
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2009, 24 (07)
  • [47] Comprehensive Characterization of the 4H-SiC Planar and Trench Gate MOSFETs From Cryogenic to High Temperature
    Tian, Kai
    Hallen, Anders
    Qi, Jinwei
    Nawaz, Muhammad
    Ma, Shenhui
    Wang, Menghua
    Guo, Shuwen
    Elgammal, Karim
    Li, Ange
    Liu, Weihua
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (10) : 4279 - 4286
  • [48] 4H-SiC Semi-Circle Gate Power MOSFET with Low ON-Resistance and High Breakdown Voltage
    Mazumder, Indrani
    Biswas, Abhijit
    Mondal, Chandrima
    2022 IEEE CALCUTTA CONFERENCE, CALCON, 2022, : 80 - 83
  • [49] Research on on-resistance of 4H-SiC photoconductive switch
    Shang, Jiyang
    Zhang, Yu
    Ding, Haiyang
    Luo, Peng
    Lin, Minjia
    Yao, Chongbin
    OPTOELECTRONIC DEVICES AND INTEGRATION X, 2021, 11894
  • [50] Challenges of 4H-SiC MOSFETs on the C(000-1) Face toward the Achievement of Ultra Low On-Resistance
    Fukuda, K.
    Harada, S.
    Senzaki, J.
    Okamoto, M.
    Tanaka, Y.
    Kinoshita, A.
    Kosugi, R.
    Kojima, K.
    Kato, M.
    Shimozato, A.
    Suzuki, K.
    Hayashi, Y.
    Takao, K.
    Kato, T.
    Nishizawa, S.
    Yatsuo, T.
    Okumura, H.
    Ohashi, H.
    Arai, K.
    SILICON CARBIDE AND RELATED MATERIALS 2007, PTS 1 AND 2, 2009, 600-603 : 907 - 912