Design and Implementation of a Configurable Encryption System for Power-Constrained Devices

被引:0
|
作者
De La Rosa-De La Rosa, J. D. J. [1 ,2 ]
Murguia, J. S. [2 ]
Mejia-Carlos, M. [1 ,2 ]
Lastras-Montano, Miguel Angel [1 ,2 ]
机构
[1] Univ Autonoma San Luis Potosi, Inst Invest Comunicac Opt, San Luis Potosi 78210, San Luis Potosi, Mexico
[2] Univ Autonoma San Luis Potosi, Fac Ciencias, San Luis Potosi 78295, San Luis Potosi, Mexico
关键词
Cipher; cellular automata; symmetric cryptosystem; CMOS; ASIC; CELLULAR-AUTOMATA MODEL; LIGHTWEIGHT CRYPTOGRAPHY; AES; GENERATOR; SIMON;
D O I
10.1109/ACCESS.2023.3255779
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this work, we present a configurable encryption system based on the Encryption by Synchronization in a Cellular Automata (ESCA) system, which is a symmetric key algorithm based on the synchronization phenomenon of Cellular Automata with rule-90. With the aim of producing a flexible system to trade-off power consumption and security level, we implemented a pseudo-random number generator (PRNG) that can be configured with three different key sizes. This variable-length PRNG, together with the capability of bypassing specific modules in the rest of the system, allow us to operate under a wide range of applications. In particular, it would enable online adjustments in IoT and power-constrained devices to finetune them between a low-power consumption and a maximum-security level. The system can be implemented with 5956 gates, and it is designed to provide in a 0.5 mu m CMOS process a throughput of 50 Mbps @ 37 mW, at the maximum-security level, and an energy consumption of less than 7 mW @ 30 Mbps at the lowest security level, while still providing a satisfactory perceptual security metric.
引用
收藏
页码:32842 / 32856
页数:15
相关论文
共 50 条
  • [41] Power-constrained block-test list scheduling
    Muresan, V
    Wang, XJ
    Muresan, V
    Vladutiu, M
    11TH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS, 2000, : 182 - 187
  • [42] A Survey of Efficient Lightweight Cryptography for Power-Constrained Microcontrollers
    Soto-Cruz, Jesus
    Ruiz-Ibarra, Erica
    Vazquez-Castillo, Javier
    Espinoza-Ruiz, Adolfo
    Castillo-Atoche, Alejandro
    Mass-Sanchez, Joaquin
    TECHNOLOGIES, 2025, 13 (01)
  • [43] Stabilization Over Power-Constrained Parallel Gaussian Channels
    Shu, Zhan
    Middleton, Richard H.
    IEEE TRANSACTIONS ON AUTOMATIC CONTROL, 2011, 56 (07) : 1718 - 1724
  • [44] SOFTCAST WITH PER-CARRIER POWER-CONSTRAINED CHANNELS
    Zheng, S.
    Antonini, M.
    Cagnazzo, M.
    Guerrieri, L.
    Kieffer, M.
    Nemoianu, I.
    Samy, R.
    Zhang, B.
    2016 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING (ICIP), 2016, : 2122 - 2126
  • [45] Deployment algorithms for a power-constrained mobile sensor network
    Kwok, Andrew
    Martinez, Sonia
    2008 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND AUTOMATION, VOLS 1-9, 2008, : 140 - 145
  • [46] POSTER - Firestorm: Operating Systems for Power-Constrained Architectures
    Panneerselvam, Sankaralingam
    Swift, Michael
    2016 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES (PACT), 2016, : 425 - 427
  • [47] Priority-Based Management of Energy Resources During Power-Constrained Operation of Shipboard Power System
    Langston, James
    Ravindra, Harsha
    Steurer, Michael
    Fikse, Tom
    Schegan, Christian
    Borraccini, Joseph
    2021 IEEE ELECTRIC SHIP TECHNOLOGIES SYMPOSIUM (ESTS), 2021,
  • [48] Power-constrained constant modulus algorithm for synchronous CDMA
    Gu, M
    Tong, L
    NINTH IEEE SIGNAL PROCESSING WORKSHOP ON STATISTICAL SIGNAL AND ARRAY PROCESSING, PROCEEDINGS, 1998, : 116 - 119
  • [49] Secure AF Relaying in Power-Constrained UAV Networks
    Samara, Lutfi
    AlAbbasi, Abubakr O.
    El Shafie, Ahmed
    Hamila, Ridha
    Al-Dhahir, Naofal
    2021 IEEE 93RD VEHICULAR TECHNOLOGY CONFERENCE (VTC2021-SPRING), 2021,
  • [50] Generation of power-constrained scan tests and its difficulty
    Iwagaki, Tsuyoshi
    Ohtake, Satoshi
    IDT 2007: SECOND INTERNATIONAL DESIGN AND TEST WORKSHOP, PROCEEDINGS, 2007, : 71 - +