Design and Implementation of a Configurable Encryption System for Power-Constrained Devices

被引:0
|
作者
De La Rosa-De La Rosa, J. D. J. [1 ,2 ]
Murguia, J. S. [2 ]
Mejia-Carlos, M. [1 ,2 ]
Lastras-Montano, Miguel Angel [1 ,2 ]
机构
[1] Univ Autonoma San Luis Potosi, Inst Invest Comunicac Opt, San Luis Potosi 78210, San Luis Potosi, Mexico
[2] Univ Autonoma San Luis Potosi, Fac Ciencias, San Luis Potosi 78295, San Luis Potosi, Mexico
关键词
Cipher; cellular automata; symmetric cryptosystem; CMOS; ASIC; CELLULAR-AUTOMATA MODEL; LIGHTWEIGHT CRYPTOGRAPHY; AES; GENERATOR; SIMON;
D O I
10.1109/ACCESS.2023.3255779
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this work, we present a configurable encryption system based on the Encryption by Synchronization in a Cellular Automata (ESCA) system, which is a symmetric key algorithm based on the synchronization phenomenon of Cellular Automata with rule-90. With the aim of producing a flexible system to trade-off power consumption and security level, we implemented a pseudo-random number generator (PRNG) that can be configured with three different key sizes. This variable-length PRNG, together with the capability of bypassing specific modules in the rest of the system, allow us to operate under a wide range of applications. In particular, it would enable online adjustments in IoT and power-constrained devices to finetune them between a low-power consumption and a maximum-security level. The system can be implemented with 5956 gates, and it is designed to provide in a 0.5 mu m CMOS process a throughput of 50 Mbps @ 37 mW, at the maximum-security level, and an energy consumption of less than 7 mW @ 30 Mbps at the lowest security level, while still providing a satisfactory perceptual security metric.
引用
收藏
页码:32842 / 32856
页数:15
相关论文
共 50 条
  • [21] An Adaptive Data Rate Algorithm for Power-Constrained End Devices in Long Range Networks
    Wang, Honggang
    Zhao, Baorui
    Liu, Xiaolei
    Pan, Ruoyu
    Pang, Shengli
    Song, Jiwei
    MATHEMATICS, 2024, 12 (21)
  • [22] Dynamic power management for value-oriented schedulers in power-constrained HPC system
    Kumbhare, Nirmal
    Akoglu, Ali
    Marathe, Aniruddha
    Hariri, Salim
    Abdulla, Ghaleb
    PARALLEL COMPUTING, 2020, 99 (99)
  • [23] On Energy Efficient Power Allocation for Power-Constrained Systems
    Sboui, Lokman
    Rezki, Zouheir
    Alouini, Mohamed-Slim
    2014 IEEE 25TH ANNUAL INTERNATIONAL SYMPOSIUM ON PERSONAL, INDOOR, AND MOBILE RADIO COMMUNICATION (PIMRC), 2014, : 1954 - 1958
  • [24] Adaptive Power Shifting for Power-Constrained Heterogeneous Systems
    Ortega, Cristobal
    Alvarez, Lluc
    Buyuktosunoglu, Alper
    Bertran, Ramon
    Rosedahl, Todd
    Bose, Pradip
    Moreto, Miquel
    IEEE TRANSACTIONS ON COMPUTERS, 2023, 72 (03) : 627 - 640
  • [25] Construction D' Lattices for Power-Constrained Communications
    Zhou, Fan
    Kurkoski, Brian M.
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2022, 70 (04) : 2200 - 2212
  • [26] Few Good Frequencies for Power-Constrained Test
    Gunasekar, Sindhu
    Agrawal, Vishwani D.
    2015 28TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID), 2015, : 393 - 398
  • [27] ASYMPTOTICALLY OPTIMAL POWER-CONSTRAINED DISTRIBUTED ESTIMATION
    Guerriero, M.
    Willett, P.
    Marano, S.
    Matta, V.
    2010 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, 2010, : 2982 - 2985
  • [28] Power-constrained embedded memory BIST architecture
    Fang, BH
    Nicolici, N
    18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 451 - 458
  • [29] Forwardflow: A Scalable Core for Power-Constrained CMPs
    Gibson, Dan
    Wood, David A.
    ISCA 2010: THE 37TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2010, : 14 - 25
  • [30] Capacity Maximization of Power-constrained Submarine Systems
    Bononi, A.
    de Araujo, J. Tiburcio
    Lasagni, C.
    Serena, P.
    Antona, J-C
    2022 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXHIBITION (OFC), 2022,