Design and Implementation of a Configurable Encryption System for Power-Constrained Devices

被引:0
|
作者
De La Rosa-De La Rosa, J. D. J. [1 ,2 ]
Murguia, J. S. [2 ]
Mejia-Carlos, M. [1 ,2 ]
Lastras-Montano, Miguel Angel [1 ,2 ]
机构
[1] Univ Autonoma San Luis Potosi, Inst Invest Comunicac Opt, San Luis Potosi 78210, San Luis Potosi, Mexico
[2] Univ Autonoma San Luis Potosi, Fac Ciencias, San Luis Potosi 78295, San Luis Potosi, Mexico
关键词
Cipher; cellular automata; symmetric cryptosystem; CMOS; ASIC; CELLULAR-AUTOMATA MODEL; LIGHTWEIGHT CRYPTOGRAPHY; AES; GENERATOR; SIMON;
D O I
10.1109/ACCESS.2023.3255779
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this work, we present a configurable encryption system based on the Encryption by Synchronization in a Cellular Automata (ESCA) system, which is a symmetric key algorithm based on the synchronization phenomenon of Cellular Automata with rule-90. With the aim of producing a flexible system to trade-off power consumption and security level, we implemented a pseudo-random number generator (PRNG) that can be configured with three different key sizes. This variable-length PRNG, together with the capability of bypassing specific modules in the rest of the system, allow us to operate under a wide range of applications. In particular, it would enable online adjustments in IoT and power-constrained devices to finetune them between a low-power consumption and a maximum-security level. The system can be implemented with 5956 gates, and it is designed to provide in a 0.5 mu m CMOS process a throughput of 50 Mbps @ 37 mW, at the maximum-security level, and an energy consumption of less than 7 mW @ 30 Mbps at the lowest security level, while still providing a satisfactory perceptual security metric.
引用
收藏
页码:32842 / 32856
页数:15
相关论文
共 50 条
  • [1] Csl: Fpga implementation of lightweight block cipher for power-constrained devices
    Lamkuche H.S.
    Pramod D.
    International Journal of Information and Computer Security, 2020, 12 (2-3) : 349 - 377
  • [2] Power-constrained microprocessor design
    Hofstee, HP
    ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 14 - 16
  • [3] Near-Threshold Processor Design Techniques for Power-Constrained Computing Devices
    Zhou, Jun
    Kim, Tony Tae-Hyoung
    Lian, Yong
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 920 - 923
  • [4] Low-power, serial interface for power-constrained devices
    Degnan, Brian
    Hasler, Jennifer
    2015 IEEE 58TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2015,
  • [5] On input design for regularized LTI system identification: Power-constrained input
    Mu, Biqiang
    Chen, Tianshi
    AUTOMATICA, 2018, 97 : 327 - 338
  • [6] Efficient Security Algorithm for Power-Constrained IoT Devices
    Mamvong, Joseph N.
    Goteng, Gokop L.
    Zhou, Bo
    Gao, Yue
    IEEE INTERNET OF THINGS JOURNAL, 2021, 8 (07) : 5498 - 5509
  • [7] Power-constrained device and technology design for the end of scaling
    Frank, DJ
    INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 643 - 646
  • [8] Power-Constrained Pattern Design of Reconfigurable Intelligent Surfaces
    Prasad, Narayan
    Yapici, Yavuz
    Luo, Tao
    Li, Junyi
    Gaal, Peter
    IEEE WIRELESS COMMUNICATIONS LETTERS, 2024, 13 (03) : 716 - 720
  • [9] Complexity Control of High Efficiency Video Encoders for Power-Constrained Devices
    Correa, Guilherme
    Assuncao, Pedro
    Agostini, Luciano
    da Silva Cruz, Luis A.
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2011, 57 (04) : 1866 - 1874
  • [10] Power-constrained intermittent control
    Gawthrop, Peter
    Wagg, David
    Neild, Simon
    Wang, Liuping
    INTERNATIONAL JOURNAL OF CONTROL, 2013, 86 (03) : 396 - 409