Terahertz Ultra Wideband High-Speed On-Chip Modulator Based on Cascade Coupling Resonance

被引:1
|
作者
Ding, Kesen [1 ]
Ao, Yu [1 ]
Fang, Hailong [1 ]
Bi, Chunyang [1 ]
Cheng, Liyu [1 ]
Zhou, Hongji [1 ]
Dong, Yazhou [1 ]
You, Jinlong [1 ]
Yi, Hao [1 ]
Wang, Xun [1 ]
Zhang, Zhenpeng [2 ]
Liang, Shixiong [2 ]
Gong, Sen [1 ]
Zhang, Yaxin [1 ]
机构
[1] Univ Elect Sci & Technol China, Sch Elect Sci & Engn, Chengdu 610054, Peoples R China
[2] Hebei Semicond Res Inst, Natl Key Lab Solid State Microwave Devices & Circu, Shijiazhuang 050051, Hebei, Peoples R China
基金
中国国家自然科学基金;
关键词
Modulation; Couplings; Schottky diodes; Electromagnetic waveguides; Bandwidth; Coplanar waveguides; Voltage; Terahertz; modulator; Schottky diode; wireless communications; PHASE;
D O I
10.1109/LED.2024.3351995
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this letter, a terahertz ultra wideband high-speed on-chip modulator based on coupling resonance was proposed. By nesting multiple diodes in the coplanar waveguide to form multiple composite modulation units, the equivalent physical state of meta-units is controlled by external voltage signal, and then control the electromagnetic resonance characteristics of the modulation units to achieve high-speed broadband modulation of terahertz waves. This modulation mechanism simplifies the resonant structure, suppresses the parasitic parameters and improves the modulation rate of the existing terahertz external modulator. The bandwidth is expanded through cascade coupling resonance, thus realizing ultra-wideband amplitude modulation of terahertz waves transmitted in coplanar waveguides. The experimental results show that the high-speed ultra-broadband modulation of terahertz waves is achieved at 110 GHz-160 GHz with a maximum modulation depth of 15dB (97%) and a maximum modulation rate of 30 Gbps, providing a promising prospect for the development and application of the integrated terahertz direct modulation technology.
引用
收藏
页码:416 / 419
页数:4
相关论文
共 50 条
  • [31] Performance limitation of on-chip global interconnects for high-speed signaling
    Tsuchiya, A
    Gotoh, Y
    Hashimoto, M
    Onodera, H
    PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004, : 489 - 492
  • [32] Exploiting the on-chip inductance in high-speed clock distribution networks
    Ismail, YI
    Friedman, EG
    Neves, JL
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (06) : 963 - 973
  • [33] A Low-Power SerDes for High-Speed On-Chip Networks
    Park, Dongjun
    Yoon, Junsub
    Kim, Jongsun
    PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, : 252 - 253
  • [34] Behavioral Model for High-Speed SAR ADCs With On-Chip References
    Dominguez-Matas, Carlos
    Gines, Antonio
    Otin, Aranzazu
    Gutierrez, Valentin
    Leger, Gildas
    Peralias, Eduardo
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (12) : 1918 - 1930
  • [35] On-chip graphene optoelectronic devices for high-speed modulation and photodetection
    Shiue, Ren-Jye
    Gan, Xuetao
    Englund, Dirk
    PHOTONIC AND PHONONIC PROPERTIES OF ENGINEERED NANOSTRUCTURES IV, 2014, 8994
  • [36] Novel on-chip circuit for jitter testing in high-speed PLLs
    Cazeaux, JM
    Omaña, M
    Metra, C
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2005, 54 (05) : 1779 - 1788
  • [37] High-Speed On-Chip Signaling: Voltage or Current-Mode?
    Islam, Riadul
    IETE JOURNAL OF RESEARCH, 2021, 67 (02) : 217 - 226
  • [38] A HIGH-SPEED SCHOTTKY DETECTOR FOR ULTRA-WIDEBAND COMMUNICATIONS
    Valdecasa, Guillermo Silva
    Cimoli, Bruno
    Granja, Angel Blanco
    Jensen, Jesper Bevensee
    Monroy, Idelfonso Tafur
    Johansen, Tom Keinicke
    Olmos, Juan Jose Vegas
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2017, 59 (02) : 388 - 393
  • [39] Performance limitation of on-chip global interconnects for high-speed signaling
    Tsuchiya, A
    Hashimoto, M
    Onodera, H
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (04) : 885 - 891
  • [40] Inductance model and analysis methodology for high-speed on-chip interconnect
    Gala, K
    Blaauw, D
    Zolotov, V
    Vaidya, PM
    Joshi, A
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (06) : 730 - 745