FPGA-Based Vehicle Detection and Tracking Accelerator

被引:11
|
作者
Zhai, Jiaqi [1 ]
Li, Bin [1 ,2 ]
Lv, Shunsen [1 ]
Zhou, Qinglei [1 ]
机构
[1] Zhengzhou Univ, Sch Comp & Artificial Intelligence, Zhengzhou 450001, Peoples R China
[2] Henan Key Lab Network Cryptog Technol, Zhengzhou 450001, Peoples R China
关键词
FPGA; vehicle detection; accelerator architecture; YOLO; DeepSort; CNN; SYSTEM;
D O I
10.3390/s23042208
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
A convolutional neural network-based multiobject detection and tracking algorithm can be applied to vehicle detection and traffic flow statistics, thus enabling smart transportation. Aiming at the problems of the high computational complexity of multiobject detection and tracking algorithms, a large number of model parameters, and difficulty in achieving high throughput with a low power consumption in edge devices, we design and implement a low-power, low-latency, high-precision, and configurable vehicle detector based on a field programmable gate array (FPGA) with YOLOv3 (You-Only-Look-Once-version3), YOLOv3-tiny CNNs (Convolutional Neural Networks), and the Deepsort algorithm. First, we use a dynamic threshold structured pruning method based on a scaling factor to significantly compress the detection model size on the premise that the accuracy does not decrease. Second, a dynamic 16-bit fixed-point quantization algorithm is used to quantify the network parameters to reduce the memory occupation of the network model. Furthermore, we generate a reidentification (RE-ID) dataset from the UA-DETRAC dataset and train the appearance feature extraction network on the Deepsort algorithm to improve the vehicles' tracking performance. Finally, we implement hardware optimization techniques such as memory interlayer multiplexing, parameter rearrangement, ping-pong buffering, multichannel transfer, pipelining, Im2col+GEMM, and Winograd algorithms to improve resource utilization and computational efficiency. The experimental results demonstrate that the compressed YOLOv3 and YOLOv3-tiny network models decrease in size by 85.7% and 98.2%, respectively. The dual-module parallel acceleration meets the demand of the 6-way parallel video stream vehicle detection with the peak throughput at 168.72 fps.
引用
收藏
页数:26
相关论文
共 50 条
  • [41] An FPGA-based MobileNet Accelerator Considering Network Structure Characteristics
    Yan, Shun
    Liu, Zhengyan
    Wang, Yun
    Zeng, Chenglong
    Liu, Qiang
    Cheng, Bowen
    Cheung, Ray C. C.
    [J]. 2021 31ST INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2021), 2021, : 17 - 23
  • [42] An FPGA-based Accelerator Platform Implements for Convolutional Neural Network
    Meng, Xiao
    Yu, Lixin
    Qin, Zhiyong
    [J]. 2019 THE 3RD INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPILATION, COMPUTING AND COMMUNICATIONS (HP3C 2019), 2019, : 25 - 28
  • [43] FPGA-based Accelerator for Losslessly Quantized Convolutional Neural Networks
    Sit, Mankit
    Kazami, Ryosuke
    Amano, Hideharu
    [J]. 2017 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (ICFPT), 2017, : 295 - 298
  • [44] FAB: An FPGA-based Accelerator for Bootstrappable Fully Homomorphic Encryption
    Agrawal, Rashmi
    de Castro, Leo
    Yang, Guowei
    Juvekar, Chiraag
    Yazicigil, Rabia
    Chandrakasan, Anantha
    Vaikuntanathan, Vinod
    Joshi, Ajay
    [J]. 2023 IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, HPCA, 2023, : 882 - 895
  • [45] An FPGA-based people detection system
    Nair, V
    Laprise, PO
    Clark, JJ
    [J]. EURASIP JOURNAL ON APPLIED SIGNAL PROCESSING, 2005, 2005 (07) : 1047 - 1061
  • [46] An FPGA-Based People Detection System
    Vinod Nair
    Pierre-Olivier Laprise
    James J. Clark
    [J]. EURASIP Journal on Advances in Signal Processing, 2005
  • [47] VEA: An FPGA-Based Voxel Encoding Accelerator for 3D Object Detection with LiDAR
    Li, Xin
    Ren, Ao
    Tan, Yujuan
    Li, Xusheng
    Huang, Zhetong
    Wang, Chengliang
    Chen, Xianzhang
    Liu, Duo
    [J]. 2022 IEEE 40TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2022), 2022, : 509 - 516
  • [48] Customizable FPGA-based Accelerator for Binarized Graph Neural Networks
    Wang, Ziwei
    Que, Zhiqiang
    Luk, Wayne
    Fan, Hongxiang
    [J]. 2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 1968 - 1972
  • [49] An FPGA-based Hardware Accelerator for Scene Text Character Recognition
    de Oliveira Junior, Luiz Antonio
    Barros, Edna
    [J]. PROCEEDINGS OF THE 2018 26TH IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2018, : 125 - 130
  • [50] An FPGA-based Accelerator Implementation for Deep Convolutional Neural Networks
    Zhou, Yongmei
    Jiang, Jingfei
    [J]. PROCEEDINGS OF 2015 4TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT 2015), 2015, : 829 - 832