FPGA-Based Vehicle Detection and Tracking Accelerator

被引:11
|
作者
Zhai, Jiaqi [1 ]
Li, Bin [1 ,2 ]
Lv, Shunsen [1 ]
Zhou, Qinglei [1 ]
机构
[1] Zhengzhou Univ, Sch Comp & Artificial Intelligence, Zhengzhou 450001, Peoples R China
[2] Henan Key Lab Network Cryptog Technol, Zhengzhou 450001, Peoples R China
关键词
FPGA; vehicle detection; accelerator architecture; YOLO; DeepSort; CNN; SYSTEM;
D O I
10.3390/s23042208
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
A convolutional neural network-based multiobject detection and tracking algorithm can be applied to vehicle detection and traffic flow statistics, thus enabling smart transportation. Aiming at the problems of the high computational complexity of multiobject detection and tracking algorithms, a large number of model parameters, and difficulty in achieving high throughput with a low power consumption in edge devices, we design and implement a low-power, low-latency, high-precision, and configurable vehicle detector based on a field programmable gate array (FPGA) with YOLOv3 (You-Only-Look-Once-version3), YOLOv3-tiny CNNs (Convolutional Neural Networks), and the Deepsort algorithm. First, we use a dynamic threshold structured pruning method based on a scaling factor to significantly compress the detection model size on the premise that the accuracy does not decrease. Second, a dynamic 16-bit fixed-point quantization algorithm is used to quantify the network parameters to reduce the memory occupation of the network model. Furthermore, we generate a reidentification (RE-ID) dataset from the UA-DETRAC dataset and train the appearance feature extraction network on the Deepsort algorithm to improve the vehicles' tracking performance. Finally, we implement hardware optimization techniques such as memory interlayer multiplexing, parameter rearrangement, ping-pong buffering, multichannel transfer, pipelining, Im2col+GEMM, and Winograd algorithms to improve resource utilization and computational efficiency. The experimental results demonstrate that the compressed YOLOv3 and YOLOv3-tiny network models decrease in size by 85.7% and 98.2%, respectively. The dual-module parallel acceleration meets the demand of the 6-way parallel video stream vehicle detection with the peak throughput at 168.72 fps.
引用
收藏
页数:26
相关论文
共 50 条
  • [1] FPGA-based accelerator for object detection: a comprehensive survey
    Kai Zeng
    Qian Ma
    Jia Wen Wu
    Zhe Chen
    Tao Shen
    Chenggang Yan
    [J]. The Journal of Supercomputing, 2022, 78 : 14096 - 14136
  • [2] An FPGA-Based Hardware Accelerator for Traffic Sign Detection
    Shi, Weijing
    Li, Xin
    Yu, Zhiyi
    Overett, Gary
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (04) : 1362 - 1372
  • [3] FPGA-based accelerator for object detection: a comprehensive survey
    Zeng, Kai
    Ma, Qian
    Wu, Jia Wen
    Chen, Zhe
    Shen, Tao
    Yan, Chenggang
    [J]. JOURNAL OF SUPERCOMPUTING, 2022, 78 (12): : 14096 - 14136
  • [4] An FPGA-Based accelerator for multiphysics modeling
    Huang, XM
    Ma, J
    [J]. ERSA '04: THE 2004 INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2004, : 209 - 212
  • [5] An FPGA-based quench detection and protection system for superconducting accelerator magnets
    Carcagno, RH
    Feher, S
    Lamm, M
    Makulski, A
    Nehring, R
    Orris, DF
    Pischalnikov, Y
    Tartaglia, M
    [J]. 2005 IEEE PARTICLE ACCELERATOR CONFERENCE (PAC), VOLS 1-4, 2005, : 488 - 490
  • [6] Efficient FPGA-based Accelerator for Post-Processing in Object Detection
    Guo, Zibo
    Liu, Kai
    Liu, Wei
    Li, Shangrong
    [J]. 2023 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, ICFPT, 2023, : 125 - 131
  • [7] HEDAcc: FPGA-based Accelerator for High-order Epistasis Detection
    Ribeiro, Gaspar
    Neves, Nuno
    Santander-Jimenez, Sergio
    Ilic, Aleksandar
    [J]. 2021 IEEE 29TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2021), 2021, : 124 - 132
  • [8] An FPGA-based Hardware Accelerator for Iris Segmentation
    Avey, Joe
    Jones, Phillip
    Zambreno, Joseph
    [J]. 2018 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2018,
  • [9] An FPGA-based Integrated MapReduce Accelerator Platform
    Kachris, Christoforos
    Diamantopoulos, Dionysios
    Sirakoulis, Georgios Ch.
    Soudris, Dimitrios
    [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2017, 87 (03): : 357 - 369
  • [10] FPGA-Based Programmable Accelerator for Hybrid Processing
    Stefan, Gheorghe M.
    Bira, Calin
    Hobincu, Radu
    Malita, Mihaela
    [J]. ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY, 2016, 19 (1-2): : 148 - 165