VLSI Architecture for Image Scaling in Multimedia Applications

被引：0
|
作者：
Vivek, C. [1 ]
Gayathri, P. [1 ]
Ranjitha, B. [1 ]
Vibuharshini, M. [1 ]
机构：
[1] M Kumarasamy Coll Engn, Dept Elect & Commun Engn, Karur 639113, Tamil Nadu, India
来源：
SOFT COMPUTING FOR SECURITY APPLICATIONS, ICSCS 2022 | 2023年 / 1428卷
关键词：
Digital image processing; Median buffer; Prefilter; De-emphasizing; Picture analysis;
D O I：
10.1007/978-981-19-3590-9_33
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
Image scaling is a resizing technique that is frequently used in digital image processing. It is a technique that is used in a variety of fields. The proposed algorithms are implemented in MATLAB for image sampling and ModelSim for hardware architecture processing. The image quality is assessed using the peak signal over noise ratio (PSNR) and structural similarity (SSIM) metrics. The proposed nonlinear picture scaling architecture is straightforward to build and memory-friendly.
引用
收藏
页码：423 / 433
页数：11
相关论文
共 50 条
  • [21] Algorithm and VLSI architecture for high performance adaptive video scaling
    Raghupathy, A
    Chandrachoodan, N
    Liu, KJR
    IEEE TRANSACTIONS ON MULTIMEDIA, 2003, 5 (04) : 489 - 502
  • [22] Multimedia network architecture for military applications
    Lapic, SK
    Gingras, DF
    DIGITIZATION OF THE BATTLESPACE IV, 1999, 3709 : 149 - 157
  • [23] MorphoSys: A reconfigurable architecture for multimedia applications
    Singh, H
    Lee, MH
    Lu, GM
    Kurdahi, FJ
    Bagherzadeh, N
    XI BRAZILIAN SYMPOSIUM ON INTEGRATED CIRCUIT DESIGN, PROCEEDINGS, 1998, : 134 - 139
  • [24] A reconfigurable DCT architecture for multimedia applications
    Li, Zhenwei
    Peng, Silong
    Ma, Hong
    Wang, Qiang
    CISP 2008: FIRST INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING, VOL 1, PROCEEDINGS, 2008, : 360 - 364
  • [25] Compiling multimedia applications on a VLIW architecture
    Sakellariou, R
    Stohr, EA
    OBoyle, MFP
    DSP 97: 1997 13TH INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING PROCEEDINGS, VOLS 1 AND 2: SPECIAL SESSIONS, 1997, : 1007 - 1010
  • [26] A Simple Novel Floating Point Matrix Multiplier VLSI Architecture for Digital Image Compression Applications
    Mukkara, Lakshmi Kiran
    Ramanaiah, K. Venkata
    PROCEEDINGS OF THE 2018 SECOND INTERNATIONAL CONFERENCE ON INVENTIVE COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICICCT), 2018, : 331 - 336
  • [27] AN EFFICIENT VLSI ARCHITECTURE WITH APPLICATIONS TO GEOMETRIC PROBLEMS
    ALNUWEIRI, HM
    KUMAR, VKP
    PARALLEL COMPUTING, 1989, 12 (01) : 71 - 93
  • [28] An architecture and implementation of image scaling conversion
    Feng, T
    Xie, WL
    Yang, LX
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 409 - 410
  • [29] Scalable storage architecture for multimedia image storage
    Chen, X
    Zhang, JL
    INTERNATIONAL SYMPOSIUM ON MULTISPECTRAL IMAGE PROCESSING, 1998, 3545 : 584 - 587
  • [30] 3-DIMENSIONAL VLSI ARCHITECTURE FOR IMAGE UNDERSTANDING
    NUDD, GR
    ETCHELLS, RD
    GRINBERG, J
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1985, 2 (01) : 1 - 29
12345