A Radiation-Hardened Delay-Locked Loop Applied for Multiple Frequency Ranges

被引:0
|
作者
Chen, Yushi [1 ]
Zhuang, Yiqi [1 ]
机构
[1] Xidian Univ, Sch Microelect, 2 Taibai Rd, Xian, Shaanxi, Peoples R China
关键词
Delay-locked loop; radiation-hardened techniques; wide operation frequency range; single-event transient (SET); frequency detection module; accelerate module; DLL; INTERFACE; CIRCUIT; DESIGN;
D O I
10.1142/S0218126623500974
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A radiation-hardened delay-locked loop (DLL) applied for multiple frequency ranges is proposed in this paper. Novel and effective radiation-hardened techniques are applied in charge pump (CP) and voltage-controlled delay line (VCDL) to avoid inverted lock error and missing pulses error caused by single-event transient (SET). In order to ensure a wide operation frequency range, a frequency detection module is designed to detect the frequency of input signals and adjust the current source array of VCDL so as to change its delay time. Besides, an accelerate module is designed to reduce the lock time of DLL by providing an extra discharge current. According to the simulation results, the proposed DLL shows good performance when ion strikes occur and can work properly in a wide operation frequency range from 3.7GHz to 7.4GHz. Also, the proposed accelerate module helps to reduce lock time by 22.2%.
引用
收藏
页数:19
相关论文
共 50 条
  • [31] MULTIFREQUENCY ZERO-JITTER DELAY-LOCKED LOOP
    EFENDOVICH, A
    AFEK, Y
    SELLA, C
    BIKOWSKY, Z
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (01) : 67 - 70
  • [32] Noise Immunity Modeling and Analysis of Delay-Locked Loop
    Park, InYoung
    Jang, IkChan
    Jung, WonJoo
    Kim, SoYoung
    2015 IEEE 19TH WORKSHOP ON SIGNAL AND POWER INTEGRITY (SPI), 2015,
  • [33] A wide operating frequency range delay-locked loop using a recursive D/A converter
    Lim, Byong-Chan
    Jo, In-Joon
    Park, Dong-Soo
    Hong, Kuk-Tae
    ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2006, : 456 - +
  • [34] A CMOS delay-locked loop based frequency multiplier for wide-range operation
    Weng, Ro-Min
    Su, Tung-Hui
    Liu, Chuan-Yu
    Kuo, Yue-Fang
    2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 419 - 422
  • [35] CORRELATORS WITH A PAIR OF ANALOG FILTERS FOR THE DELAY-LOCKED LOOP
    LEHMANN, K
    NTZ ARCHIV, 1983, 5 (05): : 157 - 164
  • [36] Timing Generator Using Dual Delay-Locked Loop
    Hwang, Chorng-Sii
    Chen, Ke-Han
    Tsao, Hen-Wai
    2009 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOLS 1-5, 2009, : 428 - 430
  • [37] BEHAVIOR OF A DELAY-LOCKED LOOP EMPLOYING A GENERAL CORRELATOR
    SAALFRANK, W
    NTZ ARCHIV, 1989, 11 (03): : 99 - 109
  • [38] A Programmable Delay-Locked Loop Based Clock Multiplier
    Lee, Sungken
    Park, Geontae
    Kim, Hyungtak
    Kim, Jongsun
    2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 128 - 130
  • [39] Delay-Locked Loop for Pseudorange Measurement over Frequency-selective Fading Channels
    Wu, Yating
    Sun, Yanzan
    Luo, Xi
    SENSORS, MEASUREMENT AND INTELLIGENT MATERIALS, PTS 1-4, 2013, 303-306 : 2050 - +
  • [40] Fast locking delay-locked loop using initial delay measurement
    Kim, T
    Wang, SH
    Kim, B
    ELECTRONICS LETTERS, 2002, 38 (17) : 950 - 951