Temperature behavior and logic circuit applications of InAs nanowire-based field-effect transistors

被引:0
|
作者
Viscardi, Loredana [1 ,2 ]
Faella, Enver [1 ,2 ]
Intonti, Kimberly [1 ,2 ]
Giubileo, Filippo [2 ]
Demontis, Valeria [3 ,4 ,5 ]
Prete, Domenic [3 ,4 ,6 ]
Zannier, Valentina [3 ,4 ]
Sorba, Lucia [3 ,4 ]
Rossella, Francesco [7 ]
Di Bartolomeo, Antonio [1 ,2 ]
机构
[1] Univ Salerno, Dept Phys ER Caianiello, Via Giovanni Paolo II 132, I-84084 Fisciano, Salerno, Italy
[2] CNR SPIN, Via Giovanni Paolo II 132, I-84084 Fisciano, Salerno, Italy
[3] Scuola Normale Super Pisa, NEST, Piazza San Silvestro 12, I-56127 Pisa, Italy
[4] Inst Nanosci CNR, Piazza San Silvestro 12, I-56127 Pisa, Italy
[5] Univ Cagliari, Dept Phys, SP Monserrato Sestu Km 0-7, I-09042 Monserrato, Italy
[6] Ist Nazl Fis Nucl, Sect Pavia, Via Agostino Bassi 6, I-27100 Pavia, Italy
[7] Univ Modena & Reggio Emilia, Dept Phys Informat & Math, Via Campi 213-A, I-41125 Modena, Italy
关键词
Indium arsenide (InAs); Nanowire; Transistor; Schottky barrier; Trap state; Inverter; INTEGRATED-CIRCUITS; DIAMETER; ELECTRONICS; TRANSPORT; WURTZITE; MOBILITY;
D O I
10.1016/j.mssp.2024.108167
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
InAs nanowire-based back-gated field-effect transistors realized starting from individual InAs nanowires are investigated at different temperatures and as building blocks of inverter circuits for logic applications. The nanodevices show n-type behavior with a carrier concentration up to 8.0 x 1017 cm-3 and corresponding electron mobility exceeding 1590 and 1940 cm2 V-1 s-1 at room temperature and 200 K, respectively. The investigation over a wide temperature range indicates no Schottky barrier at source/drain electrodes, where Ohmic contacts are formed with the Cr adhesion layer. The switching characteristics of the devices improve with decreasing temperature and a subthreshold swing less than 1 V/decade is achieved at 200 K, suggesting the occurrence of a trap population with density around 4 x 108 cm-1 eV-1. Besides, the nanodevices are exploited in single-transistor circuits with a resistive load. As an inverter, the circuit shows 30 % and 24 % of the voltage supply noise margins for the high and low states, respectively; as a low signal amplifier, it shows a gain that is weakly dependent on temperature. The present study highlights the impact of temperature on the operation of InAs nanowire-based back-gated transistors and evidences their potential applications in logic circuits including inverters and low-signal amplifiers.
引用
收藏
页数:8
相关论文
共 50 条
  • [31] III-V Semicondutor Nanostructures And Iontronics: InAs Nanowire-based Electric Double Layer Field Effect Transistors
    Prete, Domenic
    Lieb, Johanna
    Demontis, Valeria
    Bellucci, Luca
    Tozzini, Valentina
    Ercolani, Daniele
    Zannier, Valentina
    Sorba, Lucia
    Ono, Shimpei
    Beltram, Fabio
    Sacepe, Benjamin
    Rossella, Francesco
    [J]. NANOINNOVATION 2018, 2019, 2145
  • [32] Methods for rapid frequency-domain characterization of leakage currents in silicon nanowire-based field-effect transistors
    Roinila, Tomi
    Yu, Xiao
    Verho, Jarmo
    Li, Tie
    Kallio, Pasi
    Vilkko, Matti
    Gao, Anran
    Wang, Yuelin
    [J]. BEILSTEIN JOURNAL OF NANOTECHNOLOGY, 2014, 5 : 964 - 972
  • [33] Gate Bias Stress Instability and Hysteresis Characteristics of InAs Nanowire Field-Effect Transistors
    Lan, Changyong
    Yip, SenPo
    Kang, Xiaolin
    Meng, You
    Bu, Xiuming
    Ho, Johnny C.
    [J]. ACS APPLIED MATERIALS & INTERFACES, 2020, 12 (50) : 56330 - 56337
  • [34] High-Current GaSb/InAs(Sb) Nanowire Tunnel Field-Effect Transistors
    Dey, Anil W.
    Borg, B. Mattias
    Ganjipour, Bahram
    Ek, Martin
    Dick, Kimberly A.
    Lind, Erik
    Thelander, Claes
    Wernersson, Lars-Erik
    [J]. IEEE ELECTRON DEVICE LETTERS, 2013, 34 (02) : 211 - 213
  • [35] Scaling of Vertical InAs-GaSb Nanowire Tunneling Field-Effect Transistors on Si
    Memisevic, Elvedin
    Svensson, Johannes
    Hellenbrand, Markus
    Lind, Erik
    Wernersson, Lars-Erik
    [J]. IEEE ELECTRON DEVICE LETTERS, 2016, 37 (05) : 549 - 552
  • [36] Room-Temperature Terahertz Detectors Based on Semiconductor Nanowire Field-Effect Transistors
    Vitiello, Miriam S.
    Coquillat, Dominique
    Viti, Leonardo
    Ercolani, Daniele
    Teppe, Frederic
    Pitanti, Alessandro
    Beltram, Fabio
    Sorba, Lucia
    Knap, Wojciech
    Tredicucci, Alessandro
    [J]. NANO LETTERS, 2012, 12 (01) : 96 - 101
  • [37] Longitudinal and latitudinal split-gate field-effect transistors for NAND and NOR logic circuit applications
    Minjong Lee
    Chang Yong Park
    Do Kyung Hwang
    Min-gu Kim
    Young Tack Lee
    [J]. npj 2D Materials and Applications, 6
  • [38] Longitudinal and latitudinal split-gate field-effect transistors for NAND and NOR logic circuit applications
    Lee, Minjong
    Park, Chang Yong
    Hwang, Do Kyung
    Kim, Min-gu
    Lee, Young Tack
    [J]. NPJ 2D MATERIALS AND APPLICATIONS, 2022, 6 (01)
  • [39] Photosensitivity of Field-Effect Transistors Based on ZnO Nanowire Networks
    Peng, Shi-Ming
    Su, Yan-Kuin
    Ji, Liang-Wen
    Young, Sheng-Joue
    Wu, Cheng-Zhi
    Cheng, Wei-Bin
    Chao, Wan-Chun
    Tsai, Chi-Nan
    [J]. IEEE ELECTRON DEVICE LETTERS, 2011, 32 (03) : 339 - 341
  • [40] Semitransparent Field-Effect Transistors Based on ZnO Nanowire Networks
    Peng, Shi-Ming
    Su, Yan-Kuin
    Ji, Liang-Wen
    Young, Sheng-Joue
    Tsai, Chi-Nan
    Chao, Wan-Chun
    Chen, Zong-Syun
    Wu, Cheng-Zhi
    [J]. IEEE ELECTRON DEVICE LETTERS, 2011, 32 (04) : 533 - 535