Performance investigations of five-level reduced switches count H-bridge multilevel inverter

被引:1
|
作者
Parimalasundar, E. [1 ]
Muthukaruppasamy, S. [2 ]
Dharmaprakash, R. [3 ]
Suresh, K. [4 ]
机构
[1] Mohan Babu Univ, Erstwhile Sree Vidyanikethan Engn Coll, Dept Elect & Elect Engn, Tirupati 517102, AP, India
[2] Anna Univ, Velammal Inst Technol, Elect & Elect Engn, Panchetti 60120, TN, India
[3] Panimalar Engn Coll, Dept Elect & Elect Engn, Chennai 600123, Tamil Nadu, India
[4] Christ, Dept Elect & Elect Engn, Bangalore, Karnataka, India
关键词
H-bridge multilevel inverter; pulse width modulation; switching losses; total harmonic distortion; TOPOLOGIES; SYSTEM;
D O I
10.20998/2074-272X.2023.6.10
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Introduction. This research paper describes a simple five-level single-phase pulse-width modulated inverter topology for photovoltaic grid applications. Multilevel inverters, as opposed to conventional two-level inverters, include more than two levels of voltage while using multiple power switches and lower-level DC voltage levels as input to produce high power, easier, and less modified oscillating voltage. The H-bridge multilevel inverter seems to have a relatively simple circuit design, needs minimal power switching elements, and provides higher efficiency among various types of topologies for multi-level inverters that are presently accessible. Nevertheless, using more than one DC source for more than three voltage levels and switching and conduction losses, which primarily arise in major power switches, continue to be a barrier. The novelty of the proposed work consists of compact modular inverter configuration to connect a photovoltaic system to the grid with fewer switches. Purpose. The proposed system aims to decrease the number of switches, overall harmonic distortions, and power loss. By producing distortion-free sinusoidal output voltage as the level count rises while lowering power losses, the constituted optimizes power quality without the need for passive filters. Methods. The proposed topology is implemented in MATLAB/Simulink with gating pulses and various pulse width modulation technique. Results. With conventional topology, total harmonic distortion, power switches, output voltage, current, power losses, and the number of DC sources are investigated. Practical value. The proposed topology has proven to be extremely useful for deploying photovoltaic-based stand-alone multilevel inverters in grid applications. References 18, table 2, figures 15.
引用
收藏
页码:58 / 62
页数:5
相关论文
共 50 条
  • [31] Simulation of a Transistor Clamped H-Bridge Multilevel Inverter and its comparison with a Conventional H-Bridge Multilevel Inverter
    Anzari, M.
    Meenakshi, J.
    Sreedevi, V. T.
    2014 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2014), 2014, : 958 - 963
  • [32] Simulation of a Cascade Connected H-Bridge Five Level Inverter
    Gupta, Lakhan Kumar
    Chaturvedi, K. T.
    Singh, Bhoopendra
    Sharma, Toshi
    Srikakolapu, Jayadeep
    2014 IEEE INTERNATIONAL CONFERENCE ON MOOC, INNOVATION AND TECHNOLOGY IN EDUCATION (MITE), 2014, : 165 - 170
  • [33] Five-Level H-Bridge NPC Converter Control with Minimum Commutation
    Becker, Florent
    Poure, Philippe
    Jamshidpour, Ehsan
    Saadate, Shahrokh
    2016 IEEE INTERNATIONAL ENERGY CONFERENCE (ENERGYCON), 2016,
  • [34] Simple SHE Formulation for Five-Level Cascaded H-Bridge Inverters
    Buccella, Concettina
    Cimoroni, Maria Gabriella
    Cecati, Carlo
    2021 IEEE 15TH INTERNATIONAL CONFERENCE ON COMPATIBILITY, POWER ELECTRONICS AND POWER ENGINEERING (CPE-POWERENG), 2021,
  • [35] Modified Five-level Inverter for PV Energy system with Reduced Switch Count
    Bughneda, Ali
    Salem, Mohamed
    Ishak, Dahaman
    Alatai, Salah
    Kamarol, Mohamad
    Ben Hamad, Khlid
    IEACON 2021: 2021 IEEE INDUSTRIAL ELECTRONICS AND APPLICATIONS CONFERENCE (IEACON), 2021, : 103 - 107
  • [36] Implementation of Staircase Modulation on a Five Level Cascaded H-Bridge Multilevel Inverter and Interfacing with Photovoltaic Modules
    Devi, V. S. Kirthika
    Patrao, Roland Henron
    Sreekanth, P. S.
    Ramole, Garima
    Sreekumar, Ashwin
    PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON POWER AND ADVANCED CONTROL ENGINEERING (ICPACE), 2015, : 185 - 190
  • [37] A Novel Multilevel Inverter With Reduced Count of Power Switches
    Naseem, Mohd Wajahatullah
    Mohod, Amit
    PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON POWER AND ADVANCED CONTROL ENGINEERING (ICPACE), 2015, : 64 - 69
  • [38] Five-Level Transformerless Common Ground Type Inverter with Reduced Device Count
    Pandurengan, Gopinath Narayanan
    Krishnasamy, Vijayakumar
    Ali, Jagabar Sathik Mohamed
    Almakhles, Dhafer
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2022, 52 (02): : 71 - 82
  • [39] Optimized Space Vector Pulse-width Modulation Technique for a Five-level Cascaded H-Bridge Inverter
    Matsa, Amarendra
    Ahmed, Irfan
    Chaudhari, Madhuri A.
    JOURNAL OF POWER ELECTRONICS, 2014, 14 (05) : 937 - 945
  • [40] Novel Computational Method for Harmonic Mitigation for Three-phase Five-level Cascaded H-Bridge Inverter
    Schettino, G.
    Castiglia, V.
    Livreri, P.
    Miceli, R.
    Viola, F.
    Rizzo, R.
    2018 6TH IEEE INTERNATIONAL CONFERENCE ON SMART GRID (ICSMARTGRIDS), 2018, : 299 - 306