Performance investigations of five-level reduced switches count H-bridge multilevel inverter

被引:1
|
作者
Parimalasundar, E. [1 ]
Muthukaruppasamy, S. [2 ]
Dharmaprakash, R. [3 ]
Suresh, K. [4 ]
机构
[1] Mohan Babu Univ, Erstwhile Sree Vidyanikethan Engn Coll, Dept Elect & Elect Engn, Tirupati 517102, AP, India
[2] Anna Univ, Velammal Inst Technol, Elect & Elect Engn, Panchetti 60120, TN, India
[3] Panimalar Engn Coll, Dept Elect & Elect Engn, Chennai 600123, Tamil Nadu, India
[4] Christ, Dept Elect & Elect Engn, Bangalore, Karnataka, India
关键词
H-bridge multilevel inverter; pulse width modulation; switching losses; total harmonic distortion; TOPOLOGIES; SYSTEM;
D O I
10.20998/2074-272X.2023.6.10
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Introduction. This research paper describes a simple five-level single-phase pulse-width modulated inverter topology for photovoltaic grid applications. Multilevel inverters, as opposed to conventional two-level inverters, include more than two levels of voltage while using multiple power switches and lower-level DC voltage levels as input to produce high power, easier, and less modified oscillating voltage. The H-bridge multilevel inverter seems to have a relatively simple circuit design, needs minimal power switching elements, and provides higher efficiency among various types of topologies for multi-level inverters that are presently accessible. Nevertheless, using more than one DC source for more than three voltage levels and switching and conduction losses, which primarily arise in major power switches, continue to be a barrier. The novelty of the proposed work consists of compact modular inverter configuration to connect a photovoltaic system to the grid with fewer switches. Purpose. The proposed system aims to decrease the number of switches, overall harmonic distortions, and power loss. By producing distortion-free sinusoidal output voltage as the level count rises while lowering power losses, the constituted optimizes power quality without the need for passive filters. Methods. The proposed topology is implemented in MATLAB/Simulink with gating pulses and various pulse width modulation technique. Results. With conventional topology, total harmonic distortion, power switches, output voltage, current, power losses, and the number of DC sources are investigated. Practical value. The proposed topology has proven to be extremely useful for deploying photovoltaic-based stand-alone multilevel inverters in grid applications. References 18, table 2, figures 15.
引用
收藏
页码:58 / 62
页数:5
相关论文
共 50 条
  • [21] A new multi-level inverter with reduced number of switches based on modified H-bridge
    Annamalai T.
    Udhayakumar K.
    International Journal of Power Electronics, 2019, 10 (1-2) : 49 - 64
  • [22] An effective PSO based cascaded H-bridge multilevel inverter STATCOM with reduced number of materials count
    Gaur, Parul
    Verma, Yajvender Pal
    Singh, Preeti
    MATERIALS TODAY-PROCEEDINGS, 2021, 45 : 5483 - 5488
  • [23] Optimisation of Power Electronic Switches in Cascaded H-Bridge Multilevel Inverter by using Bidirectional Switches
    Kadam, Bhushan
    Khobragade, J. A.
    Kalage, Amol
    2017 INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN COMPUTER, ELECTRICAL, ELECTRONICS AND COMMUNICATION (CTCEEC), 2017, : 143 - 148
  • [24] Research on SVPWM method for five-level NEUTRAL-POINT-clamped (NPC) H-bridge inverter
    Wang, Hui
    Tan, Wei-Sheng
    Qu, Chao-Jie
    Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences, 2012, 39 (04): : 42 - 47
  • [25] Harmonic Elimination Control of a Five-Level DC-AC Cascaded H-bridge Hybrid Inverter
    Konstantinou, Georgios S.
    Pulikanti, Sridhar R.
    Agelidis, Vassilios G.
    IEEE PEDG 2010: THE 2ND INTERNATIONAL SYMPOSIUM ON POWER ELECTRONICS FOR DISTRIBUTED GENERATION SYSTEMS, 2010, : 352 - 357
  • [26] Investigating the Effectiveness of H-Bridge in Mitigating Switch Faults of a Single-Phase Five-Level Inverter
    Prakash Gautam, Shivam
    Mohanty, Satyajit
    Kumar Dash, Santanu
    Jalhotra, Manik
    Kumar Sahu, Lalit
    Roccotelli, Michele
    Muttaqi, Kashem M.
    IEEE ACCESS, 2025, 13 : 27729 - 27742
  • [27] A PWM Scheme for Five-Level H-Bridge T-Type Inverter with Switching Loss Reduction
    Thanh-Hai Quach
    Duc-Tri Do
    Minh-Khai Nguyen
    ELECTRONICS, 2019, 8 (06):
  • [28] A Novel Method for Harmonic Mitigation for Single-phase Five-level Cascaded H-Bridge Inverter
    Di Tommaso, A. O.
    Livreri, P.
    Miceli, R.
    Schettino, G.
    Viola, F.
    2018 THIRTEENTH INTERNATIONAL CONFERENCE ON ECOLOGICAL VEHICLES AND RENEWABLE ENERGIES (EVER), 2018,
  • [29] An Efficient Control Strategy for a Five-Level Inverter Comprising Flying-Capacitor Asymmetric H-Bridge
    Zhang, Yun
    Sun, Li
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2011, 58 (09) : 4000 - 4009
  • [30] Model Predictive Control of Five-Level H-Bridge Neutral-Point-Clamped qZS Inverter
    Bayhan, Sertac
    Kakosimos, Panagiotis
    Abu-Rube, Haitham
    Rodriguez, Jose
    PROCEEDINGS OF THE IECON 2016 - 42ND ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2016, : 5971 - 5976