Performance investigations of five-level reduced switches count H-bridge multilevel inverter

被引:1
|
作者
Parimalasundar, E. [1 ]
Muthukaruppasamy, S. [2 ]
Dharmaprakash, R. [3 ]
Suresh, K. [4 ]
机构
[1] Mohan Babu Univ, Erstwhile Sree Vidyanikethan Engn Coll, Dept Elect & Elect Engn, Tirupati 517102, AP, India
[2] Anna Univ, Velammal Inst Technol, Elect & Elect Engn, Panchetti 60120, TN, India
[3] Panimalar Engn Coll, Dept Elect & Elect Engn, Chennai 600123, Tamil Nadu, India
[4] Christ, Dept Elect & Elect Engn, Bangalore, Karnataka, India
关键词
H-bridge multilevel inverter; pulse width modulation; switching losses; total harmonic distortion; TOPOLOGIES; SYSTEM;
D O I
10.20998/2074-272X.2023.6.10
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Introduction. This research paper describes a simple five-level single-phase pulse-width modulated inverter topology for photovoltaic grid applications. Multilevel inverters, as opposed to conventional two-level inverters, include more than two levels of voltage while using multiple power switches and lower-level DC voltage levels as input to produce high power, easier, and less modified oscillating voltage. The H-bridge multilevel inverter seems to have a relatively simple circuit design, needs minimal power switching elements, and provides higher efficiency among various types of topologies for multi-level inverters that are presently accessible. Nevertheless, using more than one DC source for more than three voltage levels and switching and conduction losses, which primarily arise in major power switches, continue to be a barrier. The novelty of the proposed work consists of compact modular inverter configuration to connect a photovoltaic system to the grid with fewer switches. Purpose. The proposed system aims to decrease the number of switches, overall harmonic distortions, and power loss. By producing distortion-free sinusoidal output voltage as the level count rises while lowering power losses, the constituted optimizes power quality without the need for passive filters. Methods. The proposed topology is implemented in MATLAB/Simulink with gating pulses and various pulse width modulation technique. Results. With conventional topology, total harmonic distortion, power switches, output voltage, current, power losses, and the number of DC sources are investigated. Practical value. The proposed topology has proven to be extremely useful for deploying photovoltaic-based stand-alone multilevel inverters in grid applications. References 18, table 2, figures 15.
引用
收藏
页码:58 / 62
页数:5
相关论文
共 50 条
  • [1] Design of 5-level Reduced Switches Count H-bridge Multilevel Inverter
    Kahwa, Almachius
    Obara, Hidemine
    Fujimoto, Yasutaka
    2018 IEEE 15TH INTERNATIONAL WORKSHOP ON ADVANCED MOTION CONTROL (AMC), 2018, : 41 - 46
  • [2] Estimation and Analysis of Power Loss in a Reduced Switches Count H-bridge Multilevel Inverter
    Kahwa, Almachius
    Obara, Hidemine
    Fujimoto, Yasutaka
    2019 IEEE INTERNATIONAL CONFERENCE ON MECHATRONICS (ICM), 2019, : 25 - 30
  • [3] Quasi Cascaded H-Bridge Five-Level Boost Inverter
    Minh-Khai Nguyen
    Tan-Tai Tran
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2017, 64 (11) : 8525 - 8533
  • [4] Improved PWM Approach for Cascaded Five-Level NPC H-Bridge Configurations in Multilevel Inverter
    Chamarthi, Phani Kumar
    Muduli, Utkal Ranjan
    El Moursi, Mohamed Shawky
    Al-Durra, Ahmed
    Al-Sumaiti, Ameena Saad
    Al Hosani, Khalifa
    IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2024, 60 (05) : 7048 - 7060
  • [5] A Developed H-Bridge Cascaded Multilevel Inverter with Reduced Switch Count
    Ponraj, Ram Prakash
    Sigamani, Titus
    Subramanian, Vijayalakshmi
    JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2021, 16 (03) : 1445 - 1455
  • [6] A New Cascaded H-Bridge Multilevel Inverter With Reduced Switch Count
    Mamilla, Sreenivasulu
    Anisetty, Suresh Kumar
    Pallavi, M. Rama
    PROCEEDINGS OF THE 2017 INTERNATIONAL CONFERENCE ON SMART TECHNOLOGIES FOR SMART NATION (SMARTTECHCON), 2017, : 17 - 22
  • [7] A Developed H-Bridge Cascaded Multilevel Inverter with Reduced Switch Count
    Ram Prakash Ponraj
    Titus Sigamani
    Vijayalakshmi Subramanian
    Journal of Electrical Engineering & Technology, 2021, 16 : 1445 - 1455
  • [8] Fault Recognition and Reconfiguration for Three-Phase Five-level Cascaded H-bridge Multilevel Inverter
    Prasad T.
    Pattnaik S.
    Radioelectronics and Communications Systems, 2022, 65 (06) : 317 - 329
  • [9] Component Count Reduced, Filter-Less H-Bridge Multilevel Inverter with Series and Parallel Connected Switches
    Vijayakumar, M.
    Ramesh, S. M.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (03)
  • [10] PWM Control of Five-Phase Five-Level Inverter Based on H-Bridge
    Zhang, Chengsheng
    Zhang, Xiaofeng
    Qiao, Mingzhong
    Yu, Fei
    ICEMS 2008: PROCEEDINGS OF THE 11TH INTERNATIONAL CONFERENCE ON ELECTRICAL MACHINES AND SYSTEMS, VOLS 1- 8, 2008, : 1227 - 1230