Improvement of Retention Characteristics Using Doped SiN Layer Between WL Spaces in 3D NAND Flash

被引:1
|
作者
Kyung, Hyewon [1 ]
Suh, Yunejae [2 ]
Jung, Youngho [3 ]
Kang, Daewoong [4 ]
机构
[1] Chung Ang Univ, Sch Elect & Elect Engn, Seoul 06974, South Korea
[2] Soongsil Univ, Dept Elect Engn, Seoul 06978, South Korea
[3] Daegu Univ, Dept Elect & Elect Engn, Gyongsan 38453, Gyeongbuk, South Korea
[4] Seoul Natl Univ, Next Generat Semicond Convergence & Open Sharing S, Seoul 08826, South Korea
关键词
Doping; Periodic structures; Three-dimensional displays; Flash memories; Electrons; Electron traps; Electric potential; 3D NAND; doped SiN layer; electrostatic potential; lateral charge spreading; SRH recombination; FAILURE MECHANISMS; MEMORY; SEMICONDUCTOR; ACTIVATION; DEPENDENCE; MIGRATION; LIFETIME;
D O I
10.1109/ACCESS.2024.3381525
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
We propose a novel structure of a charge trapping layer, that is doped between Word Line(WL) spaces in 3D NAND flash memory. To estimate the retention characteristics, the Delta V-th of each structure by doping type is compared to a reference structure during retention operation. In this study, lateral charge spreading, rather than vertical loss, is mainly studied as an indicator to determine how long stored data can survive on the selected cell. When the SiN layer is doped with p-type, the electrostatic potential decreases and SRH recombination increases in the doping region. As a result, the p-type doping structure has better retention characteristics than others. In addition, for an optimized structure between retention characteristics and cell current, the doping region of the SiN layer is split and analyzed by the thickness of the doping region. Since the p-type doping region is thicker, lateral spreading is effectively blocked although the cell current decreased slightly.
引用
收藏
页码:45112 / 45117
页数:6
相关论文
共 50 条
  • [41] A Novel Confined Nitride-Trapping Layer Device for 3-D NAND Flash With Robust Retention Performances
    Fu, Chung-Hao
    Lue, Hang-Ting
    Hsu, Tzu-Hsuan
    Chen, Wei-Chen
    Lee, Guan-Ru
    Chiu, Chia-Jung
    Wang, Keh-Chung
    Lu, Chih-Yuan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (03) : 989 - 994
  • [42] A Physics-based Quasi-2D Model to Understand the Wordline (WL) Interference Effects of Junction-Free Structure of 3D NAND and Experimental Study in a 3D NAND Flash Test Chip
    Chen, Wei-Chen
    Lue, Hang-Ting
    Hsieh, Chih-Chang
    Lee, Yung-Chun
    Du, Pei-Ying
    Hsu, Tzu-Hsuan
    Chang, Kuo-Pin
    Wang, Keh-Chung
    Lu, Chih-Yuan
    2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,
  • [43] A 512Gb 3b/cell 64-Stacked WL 3D V-NAND Flash Memory
    Kim, Chulbum
    Cho, Ji-Ho
    Jeong, Woopyo
    Park, Il-han
    Park, Hyun-Wook
    Kim, Doo-Hyun
    Kang, Daewoon
    Lee, Sunghoon
    Lee, Ji-Sang
    Kim, Wontae
    Park, Jiyoon
    Ahn, Yang-lo
    Lee, Jiyoung
    Lee, Jong-hoon
    Kim, Seungbum
    Yoon, Hyun-Jun
    Yu, Jaedoeg
    Choi, Nayoung
    Kwon, Yelim
    Kim, Nahyun
    Jang, Hwajun
    Park, Jonghoon
    Song, Seunghwan
    Park, Yongha
    Bang, Jinbae
    Hong, Sangki
    Jeong, Byunghoon
    Kim, Hyun-Jin
    Lee, Chunan
    Min, Young-Sun
    Lee, Inryul
    Kim, In-Mo
    Kim, Sung-Hoon
    Yoon, Dongkyu
    Kim, Ki-Sung
    Choi, Youngdon
    Kim, Moosung
    Kim, Hyunggon
    Kwak, Pansuk
    Ihm, Jeong-Don
    Byeon, Dae-Seok
    Lee, Jin-yub
    Park, Ki-Tae
    Kyung, Kye-hyun
    2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2017, : 202 - 202
  • [44] Systematic Analysis of Spacer and Gate Length Scaling on Memory Characteristics in 3D NAND Flash Memory
    Bae, Hee Young
    Hong, Seul Ki
    Park, Jong Kyung
    APPLIED SCIENCES-BASEL, 2024, 14 (15):
  • [45] Improvement of short channel performance of junction-free charge trapping 3D NAND flash memory
    Gupta, Deepika
    Vishvakarma, Santosh K.
    MICRO & NANO LETTERS, 2017, 12 (01) : 64 - 68
  • [46] Hot-Carrier Injection-Induced Disturb and Improvement Methods in 3D NAND Flash Memory
    Lin, Wei-Liang
    Tsai, Wen-Jer
    Cheng, C. C.
    Lu, Chun-Chang
    Ku, S. H.
    Chang, Y. W.
    Wu, Guan-Wei
    Liu, Lenvis
    Hwang, S. W.
    Lu, Tao-Cheng
    Chen, Kuang-Chao
    Tseng, Tseung-Yuen
    Lu, Chih-Yuan
    2019 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2019,
  • [47] Effects of the Grain Boundary and Interface Traps on the Electrical Characteristics of 3D NAND Flash Memory Devices
    Lee, Jun Gyu
    Kim, Tae Whan
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2018, 18 (03) : 1944 - 1947
  • [48] Bringing in Cryogenics to Storage: Characteristics and Performance Improvement of 3D Flash Memory
    Aiba, Yuta
    Tanaka, Hitomi
    Maeda, Takashi
    Sawa, Keiichi
    Kikushima, Fumie
    Miura, Masayuki
    Fujisawa, Toshio
    Matsuo, Mie
    Horii, Hideto
    Mukaida, Hideko
    Sanuki, Tomoya
    2021 IEEE INTERNATIONAL MEMORY WORKSHOP (IMW), 2021, : 60 - 63
  • [49] Device Characteristics of Single-Gate Vertical Channel (SGVC) 3D NAND Flash Architecture
    Wu, Chen-Jun
    Lue, Hang-Ting
    Hsu, Tzu-Hsuan
    Hsieh, Chih-Chang
    Chen, Wei-Chen
    Du, Pei-Ying
    Chiu, Chia-Jung
    Lu, Chih-Yuan
    2016 IEEE 8TH INTERNATIONAL MEMORY WORKSHOP (IMW), 2016,
  • [50] Points-Over-Threshold Statistics for Post-Retention Read Disturb Reliability in 3D NAND Flash
    Zambelli, Cristian
    Crippa, Luca
    Micheloni, Rino
    Olivo, Piero
    2020 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP (IIRW), 2020, : 40 - 44