Accelerating Sparse LU Factorization with Density-Aware Adaptive Matrix Multiplication for Circuit Simulation

被引:3
|
作者
Wang, Tengcheng [1 ]
Li, Wenhao [1 ]
Pei, Haojie [1 ]
Sun, Yuying [1 ]
Jin, Zhou [1 ]
Liu, Weifeng [1 ]
机构
[1] China Univ Petr, Super Sci Software Lab, Beijing, Peoples R China
基金
国家重点研发计划; 中国国家自然科学基金;
关键词
sparse LU factorization; circuit simulation; matrix multiplication; supernodal LU factorization; machine learning; random forest;
D O I
10.1109/DAC56929.2023.10247767
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Sparse LU factorization is considered to be one of the most time-consuming components in circuit simulation, particularly when dealing with circuits of considerable size in the advanced process era. Sparse LU factorization can be expedited by utilizing the supernode structure, which partitions the matrix into dense sub-matrices, thereby improving computational performance by utilizing level-3 Basic Linear Algebra Subprograms (BLAS) General Matrix Multiplication (GEMM) operations. The sparse and irregular structure of circuit matrices often impedes the formation of supernodes or results in the formation of supernodes with many zero elements, which in turn poses challenges for exploiting GEMM operations. In this paper, by fully utilizing the density in sub-matrices and combining GEMM with the Dense-Sparse Matrix Multiplication (SpMM), we propose a density-aware adaptive matrix multiplication equipped with machine learning techniques to optimize performance of the most-time consuming matrix multiplication operator so as to accelerate the sparse LU factorization. Numerical experiment results show that among the 6 circuit matrices tested, the average performance of matrix multiplication in our algorithm can be improved by 5.35x (up to 9.35x) compared to the performance of using GEMM directly in Schur-complement updates. Compared with state-of-the-art solver SuperLU_DIST, our method shows a substantial performance improvement.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Accelerating Large-Scale Sparse LU Factorization for RF Circuit Simulation
    Feng, Guofeng
    Wang, Hongyu
    Guo, Zhuoqiang
    Li, Mingzhen
    Zhao, Tong
    Jin, Zhou
    Jia, Weile
    Tan, Guangming
    Sun, Ninghui
    [J]. EURO-PAR 2024: PARALLEL PROCESSING, PT III, EURO-PAR 2024, 2024, 14803 : 182 - 195
  • [2] Sparse LU Factorization for Parallel Circuit Simulation on GPU
    Ren, Ling
    Chen, Xiaoming
    Wang, Yu
    Zhang, Chenxi
    Yang, Huazhong
    [J]. 2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 1125 - 1130
  • [3] SPADA: Accelerating Sparse Matrix Multiplication with Adaptive Dataflow
    Li, Zhiyao
    Li, Jiaxiang
    Chen, Taijie
    Niu, Dimin
    Zheng, Hongzhong
    Xie, Yuan
    Gao, Mingyu
    [J]. PROCEEDINGS OF THE 28TH ACM INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, VOL 2, ASPLOS 2023, 2023, : 747 - 761
  • [4] An Adaptive LU Factorization Algorithm for Parallel Circuit Simulation
    Chen, Xiaoming
    Wang, Yu
    Yang, Huazhong
    [J]. 2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 359 - 364
  • [5] Dynamic GPU Parallel Sparse LU Factorization for Fast Circuit Simulation
    Lee, Wai-Kong
    Achar, Ramachandra
    Nakhla, Michel S.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (11) : 2518 - 2529
  • [6] GPU-Accelerated Sparse LU Factorization for Circuit Simulation with Performance Modeling
    Chen, Xiaoming
    Ren, Ling
    Wang, Yu
    Yang, Huazhong
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2015, 26 (03) : 786 - 795
  • [7] GPU-Accelerated Adaptive PCBSO Mode-Based Hybrid RLA for Sparse LU Factorization in Circuit Simulation
    Lee, Wai-Kong
    Achar, Ramachandra
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 40 (11) : 2320 - 2330
  • [8] EFFICIENT SPARSE-MATRIX FACTORIZATION FOR CIRCUIT SIMULATION ON VECTOR SUPERCOMPUTERS
    SADAYAPPAN, P
    VISVANATHAN, V
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (12) : 1276 - 1285
  • [9] Accelerating Coevolution with Adaptive Matrix Factorization
    Liskowski, Pawel
    Jaskowski, Wojciech
    [J]. PROCEEDINGS OF THE 2017 GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE (GECCO'17), 2017, : 457 - 464
  • [10] Adaptive Sparse Tiling for Sparse Matrix Multiplication
    Hong, Changwan
    Sukumaran-Rajam, Aravind
    Nisa, Israt
    Singh, Kunal
    Sadayappan, P.
    [J]. PROCEEDINGS OF THE 24TH SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING (PPOPP '19), 2019, : 300 - 314