GPU-Accelerated Sparse LU Factorization for Circuit Simulation with Performance Modeling

被引:50
|
作者
Chen, Xiaoming [1 ]
Ren, Ling [2 ]
Wang, Yu [1 ]
Yang, Huazhong [3 ]
机构
[1] Tsinghua Univ, Dept Elect Engn, Tsinghua Natl Lab Informat Sci & Technol, Beijing 100084, Peoples R China
[2] MIT, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA
[3] Tsinghua Univ, Dept Elect Engn, Tsinghua Natl Lab Informat Sci & Technol, Cheung Kong Scholars Program, Beijing 100084, Peoples R China
基金
中国国家自然科学基金;
关键词
Graphics processing unit; parallel sparse LU factorization; circuit simulation; performance model; LINEAR ALGEBRA; ALGORITHM; SOLVER; LEVEL;
D O I
10.1109/TPDS.2014.2312199
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The sparse matrix solver by LU factorization is a serious bottleneck in Simulation Program with Integrated Circuit Emphasis (SPICE)-based circuit simulators. The state-of-the-art Graphics Processing Units (GPU) have numerous cores sharing the same memory, provide attractive memory bandwidth and compute capability, and support massive thread-level parallelism, so GPUs can potentially accelerate the sparse solver in circuit simulators. In this paper, an efficient GPU-based sparse solver for circuit problems is proposed. We develop a hybrid parallel LU factorization approach combining task-level and data-level parallelism on GPUs. Work partitioning, number of active thread groups, and memory access patterns are optimized based on the GPU architecture. Experiments show that the proposed LU factorization approach on NVIDIA GTX580 attains an average speedup of 7.02 x (geometric mean) compared with sequential PARDISO, and 1.55x compared with 16-threaded PARDISO. We also investigate bottlenecks of the proposed approach by a parametric performance model. The performance of the sparse LU factorization on GPUs is constrained by the global memory bandwidth, so the performance can be further improved by future GPUs with larger memory bandwidth.
引用
收藏
页码:786 / 795
页数:10
相关论文
共 50 条
  • [1] GPU-Accelerated Sparse LU Factorization for Power System Simulation
    Gnanavignesh, R.
    Shenoy, U. Jayachandra
    [J]. Proceedings of 2019 IEEE PES Innovative Smart Grid Technologies Europe, ISGT-Europe 2019, 2019,
  • [2] GPU-Accelerated Sparse LU Factorization for Power System Simulation
    Gnanavignesh, R.
    Shenoy, U. Jayachandra
    [J]. PROCEEDINGS OF 2019 IEEE PES INNOVATIVE SMART GRID TECHNOLOGIES EUROPE (ISGT-EUROPE), 2019,
  • [3] GPU-Accelerated Parallel Sparse LU Factorization Method for Fast Circuit Analysis
    [J]. 1600, Institute of Electrical and Electronics Engineers Inc., United States (24):
  • [4] GPU-Accelerated Adaptive PCBSO Mode-Based Hybrid RLA for Sparse LU Factorization in Circuit Simulation
    Lee, Wai-Kong
    Achar, Ramachandra
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 40 (11) : 2320 - 2330
  • [5] An Alternate GPU-Accelerated Algorithm for Very Large Sparse LU Factorization
    Chen, Jile
    Zhu, Peimin
    [J]. MATHEMATICS, 2023, 11 (14)
  • [6] Sparse LU Factorization for Parallel Circuit Simulation on GPU
    Ren, Ling
    Chen, Xiaoming
    Wang, Yu
    Zhang, Chenxi
    Yang, Huazhong
    [J]. 2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 1125 - 1130
  • [7] GPU-Accelerated Parallel Sparse LU Factorization Method for Fast Circuit Analysis (vol 24, pg 1140, 2016)
    He, Kai
    Tan, Sheldon
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (03) : 1212 - 1212
  • [8] Dynamic GPU Parallel Sparse LU Factorization for Fast Circuit Simulation
    Lee, Wai-Kong
    Achar, Ramachandra
    Nakhla, Michel S.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (11) : 2518 - 2529
  • [9] GPU-Accelerated Sparse LU Factorization for Concurrent Analysis of Large-Scale Power Systems
    Shawlin, Sk Subrina
    Mohammadi, Fazel
    Rezaei-Zare, Afshin
    [J]. 2022 IEEE INTERNATIONAL CONFERENCE ON ENVIRONMENT AND ELECTRICAL ENGINEERING AND 2022 IEEE INDUSTRIAL AND COMMERCIAL POWER SYSTEMS EUROPE (EEEIC / I&CPS EUROPE), 2022,
  • [10] GPU-Accelerated Time-Domain Circuit Simulation
    Poore, R. E.
    [J]. PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 629 - 632