Characterization of positive bias temperature instability of NMOSFET with high-k/metal gate last process

被引：0

作者：

任尚清 ^{[1
]}

杨红 ^{[1
]}

唐波 ^{[1
]}

徐昊 ^{[1
]}

罗维春 ^{[1
]}

唐兆云 ^{[1
]}

徐烨锋 ^{[1
]}

许静 ^{[1
]}

王大海 ^{[1
]}

李俊峰 ^{[1
]}

闫江 ^{[1
]}

赵超 ^{[1
]}

陈大鹏 ^{[1
]}

叶甜春 ^{[1
]}

王文武 ^{[1
]}

机构：

[1] Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics,Chinese Academy of Sciences

来源：

JournalofSemiconductors | 2015年 / 36卷 / 01期

基金：

中国国家自然科学基金;

关键词：

positive bias temperature instability(PBTI); high-k; metal gate;

D O I：

暂无

中图分类号：

TN386 [场效应器件];

学科分类号：

摘要：

Positive bias temperature instability(PBTI) characteristics and degradation mechanisms of NMOSFET with high-k/metal gate last process have been systematically investigated. The time evolution of threshold voltage shift during PBTI stress still follows a power law. However, the exponent n decreases from 0.26 to 0.16 linearly as the gate stress voltage increases from 0.6 to 1.2 V. There is no interface state generation during stress because of the negligible sub-threshold swing change. Moreover, the activation energy is 0.1 e V, which implies that electrons directly tunnel into high-k bulk and are trapped by pre-existing traps resulting into PBTI degradation. During recovery the threshold voltage shift is linear in lgt, and a mathematical model is proposed to express threshold voltage shift.

引用

页码：90 / 93

页数：4

共 50 条

[21] Integrating high-k/metal gates: gate-first or gate-last?
Hoffmann, Thomas Y.
SOLID STATE TECHNOLOGY, 2010, 53 (03) : 20 - +
[22] Impact of the crystallization of the high-k dielectric gate oxide on the positive bias temperature instability of the n-channel metal-oxide-semiconductor field emission transistor
Lim, Han Jin
Kim, Youngkuk
Jeon, In Sang
Yeo, Jaehyun
Im, Badro
Hong, Soojin
Kim, Bong-Hyun
Nam, Seok-Woo
Kang, Ho-Kyu
Jung, E. S.
APPLIED PHYSICS LETTERS, 2013, 102 (23)
[23] Charge instability in high-k gate stacks with metal and polysilicon electrodes
Neugroschel, A
Bersuker, G
2005 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP, FINAL REPORT, 2005, : 84 - 88
[24] Process Technology - High-k Metal-Gate integration
Texas Instruments
Tech. Dig. Int. Electron Meet. IEDM, 2008,
[25] Mismatch in High-K Metal Gate Process Analog Design
Woo, A.
Eberhart, H.
Li, Y.
Ito, A.
2014 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2014,
[26] Low Temperature (Down to 6 K) and Quantum Transport Characteristics of Stacked Nanosheet Transistors with a High-K/Metal Gate-Last Process
Zhu, Xiaohui
Cao, Lei
Wang, Guilei
Yin, Huaxiang
NANOMATERIALS, 2024, 14 (11)
[27] Characterization of high-K/metal gate using picosecond ultrasonics
Hsieh, D. B.
Tsai, T. C.
Huang, S. F.
Yang, Y. R.
Yang, C. L.
Wu, J. Y.
Dai, J.
Chen, J.
Tan, J.
Mukundhan, P.
MICROELECTRONIC ENGINEERING, 2011, 88 (05) : 583 - 588
[28] A New Method for Enhancing High-k/Metal-Gate Stack Performance and Reliability for High-k Last Integration
Yew, K. S.
Ang, D. S.
Tang, L. J.
IEEE ELECTRON DEVICE LETTERS, 2013, 34 (02) : 295 - 297
[29] The influence of nitrogen incorporation on performance and bias temperature instability of metal oxide semiconductor field effect transistors with ultrathin high-k gate stacks
Liao, J. C.
Fang, Y. K.
Chen, C. H.
Hou, Y. T.
Hsu, P. F.
Lin, K. C.
Huang, K. T.
Lee, T. L.
Liang, M. S.
APPLIED PHYSICS LETTERS, 2008, 93 (19)
[30] Investigation of Positive Bias Temperature Instability Characteristics of Fully Depleted Silicon on Insulator Tunneling Field Effect Transistor with High-k Dielectric Gate Stacks
Song, Hyeong-Sub
Kim, So-Yeong
Lim, Dong-Hwan
Kwon, Sung-Kyu
Choi, Chang-Hwan
Lee, Ga-Won
Lee, Hi-Deok
JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2019, 19 (10) : 6131 - 6134

← 1 2 3 4 5 →