CORE-UNIFIED SOC TEST DATA COMPRESSION AND APPLICATION

被引:0
|
作者
Yi Maoxiang Guo Xueying Liang Huaguo Wang Wei Zhang Lei(Department of Electronic Science and Technology
机构
关键词
System-on-Chip(SoC); Test application time; Pattern run-length; X-propagation; Union test; Reconfiguration;
D O I
暂无
中图分类号
TN47 [大规模集成电路、超大规模集成电路];
学科分类号
摘要
The pattern run-length coding test data compression approach is extended by introducing don’t care bit(x) propagation strategy into it.More than one core test sets for testing core-based System-on-Chip(SoC) are unified into a single one,which is compressed by the extended coding technique.A reconfigurable scan test application mechanism is presented,in which test data for multiple cores are scanned and captured jointly to make SoC test application more efficient with low hardware overhead added.The proposed union test technique is applied to an academic SoC embedded by six large ISCAS’89 benchmarks,and to an ITC’ 02 benchmark circuit.Experiment results show that compared with the existing schemes in which a core test set is compressed and applied independently of other cores,the proposed scheme can not only improve test data compression/decompression,but also reduce the redundant shift and capture cycles during scan testing,decreasing SoC test application time effectively.
引用
收藏
页码:79 / 87
页数:9
相关论文
共 50 条
  • [1] A unified SOC test approach based on test data compression and TAM design
    Iyengar, V
    Chandra, A
    18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 511 - 518
  • [2] Unified SOC test approach based on test data compression and TAM design
    Iyengar, V
    Chandra, A
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (01): : 82 - 88
  • [3] A unified approach for SOC testing using test data compression and TAM optimization
    Iyengar, V
    Chandra, A
    Schweizer, S
    Chakrabarty, K
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 1188 - 1189
  • [4] Test response reuse-based SoC core test compression and test scheduling for test application time minimization
    Shao, Jingbo
    Ma, Guangsheng
    Yang, Zhi
    Zhang, Ruixue
    MICROELECTRONICS JOURNAL, 2008, 39 (12) : 1704 - 1709
  • [5] Cores-unified test application for hierarchical SoC
    Wang Lin
    Yi Maoxiang
    Huang Xilei
    Yu Chenglin
    PROCEEDINGS OF THE FIFTH INTERNATIONAL SYMPOSIUM ON TEST AUTOMATION & INSTRUMENTATION, VOLS 1 AND 2, 2014, : 381 - 386
  • [6] Hybrid test data compression technique for SOC scan testing
    Cho, S
    Song, J
    Yi, H
    Park, S
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 69 - 72
  • [7] Block marking and updating coding in test data compression for SoC
    Zhang, Lei
    Liang, Huaguo
    Zhan, Wenfa
    Jiang, Cuiyun
    PROCEEDINGS OF THE 16TH ASIAN TEST SYMPOSIUM, 2007, : 467 - 470
  • [8] A new test data compression/decompression scheme to reduce SOC test time
    Long, JY
    Feng, JH
    Zhu, ID
    Xu, WH
    Wang, XN
    2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 653 - 656
  • [9] Research On SoC Test Compression
    Shao, Jingbo
    Ding, Jinfeng
    Huang, Yuyan
    Zhang, Wei
    Wang, Jianhua
    2011 INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT), VOLS 1-4, 2012, : 549 - 552
  • [10] Core-Level Compression Technique Selection and SOC Test Architecture Design
    Larsson, Anders
    Zhang, Xin
    Larsson, Erik
    Chakrabarty, Krishnendu
    PROCEEDINGS OF THE 17TH ASIAN TEST SYMPOSIUM, 2008, : 277 - +