Device parameter optimization for sub-20nm node HK/MG-last bulk FinFETs

被引：0

作者：

许淼 ^{[1
]}

殷华湘 ^{[1
]}

朱慧珑 ^{[1
]}

马小龙 ^{[1
]}

徐唯佳 ^{[1
]}

张永奎 ^{[1
]}

赵治国 ^{[1
]}

罗军 ^{[1
]}

杨红 ^{[1
]}

李春龙 ^{[1
]}

孟令款 ^{[1
]}

洪培真 ^{[1
]}

项金娟 ^{[1
]}

高建峰 ^{[1
]}

徐强 ^{[1
]}

熊文娟 ^{[1
]}

王大海 ^{[1
]}

李俊峰 ^{[1
]}

赵超 ^{[1
]}

陈大鹏 ^{[1
]}

杨士宁 ^{[1
]}

叶甜春 ^{[1
]}

机构：

[1] Key Laboratory of Microelectronics Devices and Integrated Technology,Institute of Microelectronics,Chinese Academy of Sciences

来源：

Journal of Semiconductors | 2015年 / 04期

关键词：

bulk FinFET; effective work function(EWF); extension thermal budget; metal gate;

D O I：

暂无

中图分类号：

TN386 [场效应器件];

学科分类号：

摘要：

Sub-20 nm node bulk FinFET PMOS devices with an all-last high-k/metal gate(HK/MG) process are fabricated and the influence of a series of device parameters on the device scaling is investigated.The high and thin Fin structure with a tapered sidewall shows better performance than the normal Fin structure.The punch through stop layer(PTSL) and source drain extension(SDE) doping profiles are carefully optimized.The device without SDE annealing shows a larger drive current than that with SDE annealing due to better Si crystal regrowth in the amorphous Fin structure after source/drain implantation.The band-edged MG has a better short channel effect immunity,but the lower effective work function(EWF) MG shows a larger driveability.A tradeoff choice for different EWF MGs should be carefully designed for the device’s scaling.

引用

页码：70 / 73

页数：4

共 34 条

[21] Investigation of RC Parasitics Considering Middle-of-the-Line in Si-Bulk FinFETs for Sub-14-nm Node Logic Applications
Jeong, Eui-Young
Yoon, Jun-Sik
Baek, Chang-Ki
Kim, Ye-Ram
Hong, Jae-Ho
Lee, Jeong-Soo
Baek, Rock-Hyun
Jeong, Yoon-Ha
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (10) : 3441 - 3444
[22] TCAD-Based Predictive NBTI Framework for Sub-20-nm Node Device Design Considerations
Mishra, Subrat
Wong, Hiu Yung
Tiwari, Ravi
Chaudhary, Ankush
Rao, Rakesh
Moroz, Victor
Mahapatra, Souvik
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (12) : 4624 - 4631
[23] Optimization of Self-Aligned Double Patterning (SADP)-compliant layout designs using pattern matching for sub-20nm metal routing
Wang, Lynn T. -N.
Schroeder, Uwe Paul
Madhavan, Sriram
DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY XI, 2017, 10148
[24] Develop Gap-fill Process of Shallow Trench Isolation in 450mm Wafer by Advanced Flowable CVD Technology for Sub-20nm Node
Chen, Min-Hui
Chang, Stock
2016 27TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2016, : 157 - 159
[25] Improved leakage current and device uniformity for sub-20 nm N-FinFETs by cryogenic Ge pre-amorphization implant in contact
Chou, Chuan-Pu
Chen, Chin-Yu
Chen, Kuen-Yi
Teng, Shih-Chieh
Wu, Yung-Hsien
MICROELECTRONIC ENGINEERING, 2017, 178 : 137 - 140
[26] Process integration technology and device characteristics of CMOS FinFET on bulk silicon substrate with sub-10 nm fin width and 20 nm gate length
Okano, K
Izumida, T
Kawasaki, H
Kaneko, A
Yagishita, A
Kanemura, T
Kondo, M
Ito, S
Aoki, N
Miyano, K
Ono, T
Yahashi, K
Iwade, K
Kubota, T
Matsushita, T
Mizushima, I
Inaba, S
Ishimaru, K
Suguro, K
Eguchi, K
Tsunashima, Y
Ishiuchi, H
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 739 - 742
[27] A Proposal for Optimization of Spacer Engineering at Sub-5-nm Technology Node for JL-TreeFET: A Device to Circuit Level Implementation
Andavarapu, Rakesh
Bagati, Susmitha
Valasa, Sresta
Kotha, Venkata Ramakrishna
Bhukya, Sunitha
Padhi, Santosh Kumar
Vadthiya, Narendar
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (01) : 453 - 460
[28] Demonstration of a sub-0.03 um2 High Density 6-T SRAM with Scaled Bulk FinFETs for Mobile SOC Applications Beyond 10nm Node
Wu, Shien-Yang
Lin, C. Y.
Chiang, M. C.
Liaw, J. J.
Cheng, J. Y.
Chang, C. H.
Chang, V. S.
Pan, K. H.
Tsai, C. H.
Yao, C. H.
Miyashita, T.
Wu, Y. K.
Ting, K. C.
Hsieh, C. H.
Tsui, R. F.
Chen, R.
Yang, C. L.
Chang, H. C.
Lee, C. Y.
Chen, K. S.
Ku, Y.
Jang, S. M.
2016 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2016,
[29] Interface trap dynamics and thermal effects in novel junctionless dual gate inverted-U-shaped FinFETs for sub-5 nm node: device to circuit level implementation
Bandi, Bhanu Prakash
Sornapudi, Uday Sankar Srinivas
Valasa, Sresta
Kotha, Venkata Ramakrishna
Bhukya, Sunitha
Mudidhe, Praveen Kumar
Tayal, Shubham
Vadthiya, Narendar
JOURNAL OF PHYSICS D-APPLIED PHYSICS, 2025, 58 (13)
[30] Deflector Contamination in E-beam Mask Writer and Its Effect on Pattern Placement Error of Photomask for Sub 20nm Device Node
Bae, Sukjong
Choi, Jin
Park, Sung Hoon
Kim, Byung Gook
Jeon, Chan-Uk
PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY XIX, 2012, 8441

← 1 2 3 4 →