Self-Aligned Titanium Silicide NMOS and 12-Bit Multiplier

被引：0
|
作者：
Zhang Dingkang
机构：
来源：
Journal of Systems Engineering and Electronics | 1992年 / 04期
关键词：
NMOS; show; length; Self-Aligned Titanium Silicide NMOS and 12-Bit Multiplier; LDD;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Self-aligned Titanium Silicide (Salicide), Light-Doped Drain (LDD) technology was studied. Results show that, this technology suppresses effectivily short-channel effects. The sheet resistance of active region decreases by four times. The sheet resistance of polysilicon gate region decreases by one order of magnitute. Using this technology, the speed of the 3 μm NMOS 12-bits multiplier increases by two times relative to conventional one.
引用
收藏
页码：19 / 20 +2
页数：3
相关论文
共 50 条
  • [41] NOVEL SUBMICROMETER MOS DEVICES BY SELF-ALIGNED NITRIDATION OF SILICIDE.
    Kaneko, Hiroko
    Koyanagi, Mitsumasa
    Shimizu, Shinji
    Kubota, Yukiko
    Kishino, Seigo
    IEEE Transactions on Electron Devices, 1986, ED-33 (11) : 1702 - 1709
  • [42] 'Characterization of a self-aligned two step RTP titanium disilicide MOS-process; etch selectivity and silicide formation'
    Kaplan, W.
    Lindberg, A.
    Zhang, S.-L.
    Ostling, M.
    Norstroem, H.
    Proceedings of the Nordic Semiconductor Meeting, 1990,
  • [43] Transmission electron microscopy observation of CMOS devices of titanium self-aligned silicide technology with nitrogen (NS) implantation process
    Jia, YM
    Lim, CW
    Bourdillon, AJ
    Boothroyd, C
    JOURNAL OF MATERIALS SCIENCE LETTERS, 1999, 18 (05) : 385 - 388
  • [44] Growth of self-aligned crystalline cobalt silicide nanostructures from Co nanoparticles
    Carter, JD
    Cheng, GJ
    Guo, T
    JOURNAL OF PHYSICAL CHEMISTRY B, 2004, 108 (22): : 6901 - 6904
  • [45] Investigation of a Self-Aligned Cobalt Silicide Process for Ohmic Contacts to Silicon Carbide
    Ekstrom, Mattias
    Ferrario, Andrea
    Zetterling, Carl-Mikael
    JOURNAL OF ELECTRONIC MATERIALS, 2019, 48 (04) : 2509 - 2516
  • [46] Optimization of Ti and Co self-aligned silicide RTP for 0.10 μm CMOS
    Kittl, JA
    Hong, QZ
    Yang, H
    Yu, N
    Rodder, M
    Apte, PP
    Shiau, WT
    Chao, CP
    Breedijk, T
    Pas, MF
    RAPID THERMAL AND INTEGRATED PROCESSING VII, 1998, 525 : 331 - 336
  • [47] HIGH CONDUCTIVITY DIFFUSIONS AND GATE REGIONS USING SELF-ALIGNED SILICIDE TECHNOLOGY
    OSBURN, CM
    TSAI, MY
    ROBERTS, S
    LUCCHESE, CJ
    TING, CY
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1982, 129 (08) : C326 - C326
  • [48] A SELF-ALIGNED COBALT SILICIDE TECHNOLOGY USING RAPID THERMAL-PROCESSING
    VANDENHOVE, L
    WOLTERS, R
    MAEX, K
    DEKEERSMAECKER, R
    DECLERCK, G
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1986, 4 (06): : 1358 - 1363
  • [49] Self-aligned silicide gate GaN MISFETs with normally-off operation
    Taguchi, Shinya
    Hasegawa, Kazuya
    Nomoto, Kazuki
    Nakamura, Tohru
    PHYSICA STATUS SOLIDI C: CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 8, NO 7-8, 2011, 8 (7-8): : 2413 - 2415
  • [50] TIW SILICIDE-GATE TECHNOLOGY FOR SELF-ALIGNED GAAS-FET
    GILL, SS
    PRYCE, GJ
    WOODWARD, J
    PHYSICA B & C, 1985, 129 (1-3): : 430 - 434
12345