Self-Aligned Titanium Silicide NMOS and 12-Bit Multiplier

被引：0
|
作者：
Zhang Dingkang
机构：
来源：
Journal of Systems Engineering and Electronics | 1992年 / 04期
关键词：
NMOS; show; length; Self-Aligned Titanium Silicide NMOS and 12-Bit Multiplier; LDD;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Self-aligned Titanium Silicide (Salicide), Light-Doped Drain (LDD) technology was studied. Results show that, this technology suppresses effectivily short-channel effects. The sheet resistance of active region decreases by four times. The sheet resistance of polysilicon gate region decreases by one order of magnitute. Using this technology, the speed of the 3 μm NMOS 12-bits multiplier increases by two times relative to conventional one.
引用
收藏
页码：19 / 20 +2
页数：3
相关论文
共 50 条
  • [1] Texture of titanium self-aligned silicide (salicide)
    Wan, WK
    Wu, ST
    SCRIPTA MATERIALIA, 1996, 35 (01) : 53 - 58
  • [2] LOSS OF TITANIUM DURING FORMATION OF SELF-ALIGNED TITANIUM SILICIDE
    JONGSTE, JF
    PRINS, FE
    JANSSEN, GCAM
    MATERIALS LETTERS, 1989, 8 (08) : 273 - 277
  • [3] JUNCTION LEAKAGE IN TITANIUM SELF-ALIGNED SILICIDE DEVICES
    AMANO, J
    NAUKA, K
    SCOTT, MP
    TURNER, JE
    TSAI, R
    APPLIED PHYSICS LETTERS, 1986, 49 (12) : 737 - 739
  • [4] Dopant effects on lateral silicide growth in self-aligned titanium silicide process
    Park, JS
    Byun, JS
    Sohn, DK
    Lee, BH
    Park, JW
    Kim, JJ
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1998, 145 (10) : 3585 - 3589
  • [5] OPTIMIZATION OF A SELF-ALIGNED TITANIUM SILICIDE PROCESS FOR SUBMICRON TECHNOLOGY
    LEVY, D
    DELPECH, P
    PAOLI, M
    MASUREL, C
    VERNET, M
    BRUN, N
    JEANNE, JP
    GONCHOND, JP
    ADAHANIFI, M
    HAOND, M
    DOUVILLE, TT
    MINGAM, H
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1990, 3 (04) : 168 - 175
  • [6] SELF-ALIGNED TITANIUM SILICIDE PROCESSING BY RAPID THERMAL ANNEALING
    LUBIC, KG
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1986, 133 (08) : C314 - C314
  • [7] DEVELOPMENT OF THE SELF-ALIGNED TITANIUM SILICIDE PROCESS FOR VLSI APPLICATIONS
    ALPERIN, ME
    HOLLAWAY, TC
    HAKEN, RA
    GOSMEYER, CD
    KARNAUGH, RV
    PARMANTIE, WD
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (01) : 61 - 69
  • [8] DEVELOPMENT OF THE SELF-ALIGNED TITANIUM SILICIDE PROCESS FOR VLSI APPLICATIONS
    ALPERIN, ME
    HOLLAWAY, TC
    HAKEN, RA
    GOSMEYER, CD
    KARNAUGH, RV
    PARMANTIE, WD
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (02) : 141 - 149
  • [9] 12 multiplied by 12-BIT SIGNED MULTIPLIER.
    Anon
    IBM technical disclosure bulletin, 1985, 28 (05): : 1952 - 1954
  • [10] Thermally stable, low-leakage self-aligned titanium silicide junctions
    Yoshida, T., 1914, (137):
12345