Design and investigation of dopingless double-gate line tunneling transistor:Analog performance, linearity,and harmonic distortion analysis

被引:0
|
作者
许会芳 [1 ]
韩新风 [1 ]
孙雯 [1 ]
机构
[1] Institute of Electrical and Electronic Engineering, Anhui Science and Technology University
关键词
D O I
暂无
中图分类号
TN386 [场效应器件];
学科分类号
0805 ; 080501 ; 080502 ; 080903 ;
摘要
The tunnel field-effect transistor(TFET) is proposed by using the advantages of dopingless and line-tunneling technology. The line tunneling is created due to the fact that the gate electric field is aligned with the tunneling direction, which dramatically enhances tunneling area and tunneling current. Moreover, the effects of the structure parameters such as the length between top gate and source electrode, the length between top gate and drain electrode, the distance between bottom gate and drain electrode, and the metal position on the on-state current, electric field and energy band are investigated and optimized. In addition, analog/radio-frequency performance and linearity characteristics are studied. All results demonstrate that the proposed device not only enhances the on/of current ratio and reduces the subthreshold swing, but also offers eight times improvement in cut-off frequency and gain band product as compared with the conventional point tunneling dopingless TFET, at the same time; it shows better linearity and small distortions. This proposed device greatly enhances the potential of applications in dopingless TFET.
引用
收藏
页码:642 / 651
页数:10
相关论文
共 50 条
  • [1] Design and investigation of dopingless double-gate line tunneling transistor: Analog performance, linearity, and harmonic distortion analysis*
    Xu, Hui-Fang
    Han, Xin-Feng
    Sun, Wen
    [J]. CHINESE PHYSICS B, 2020, 29 (10)
  • [2] Design and investigation of dopingless dual-gate tunneling transistor based on line tunneling
    Li, Wei
    Liu, Hongxia
    Wang, Shulong
    Chen, Shupeng
    Han, Tao
    Yang, Kun
    [J]. AIP ADVANCES, 2019, 9 (04)
  • [3] Double-gate line-tunneling field-effect transistor devices for superior analog performance
    Simhadri, Hariprasad
    Dan, Surya Shankar
    Yadav, Ramakant
    Mishra, Ashutosh
    [J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2021, 49 (07) : 2094 - 2111
  • [4] Modeling and Performance Investigation of the Double-Gate Carbon Nanotube Transistor
    Yang, Xuebei
    Mohanram, Kartik
    [J]. IEEE ELECTRON DEVICE LETTERS, 2011, 32 (03) : 231 - 233
  • [5] Temperature dependence of analogue/RF performance, linearity and harmonic distortion for dual-material gate-oxide-stack double-gate TFET
    Kumar, Satyendra
    [J]. IET CIRCUITS DEVICES & SYSTEMS, 2021, 15 (06) : 540 - 552
  • [6] Analog performance investigation of misaligned double gate junctionless transistor
    S. Intekhab Amin
    R. K. Sarin
    [J]. Journal of Computational Electronics, 2015, 14 : 675 - 685
  • [7] Analog performance investigation of misaligned double gate junctionless transistor
    Amin, S. Intekhab
    Sarin, R. K.
    [J]. JOURNAL OF COMPUTATIONAL ELECTRONICS, 2015, 14 (03) : 675 - 685
  • [8] Analog/RF Performance and Optimization of Vertical III-V Double-Gate Transistor
    Shih, Kun-Huan
    Chui, Chi On
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (05) : 1613 - 1618
  • [9] Thermal Effect of Analog/RF Performance, Linearity and Harmonic Distortion for L-Gate TFET
    Suman Das
    Bikash Sharma
    [J]. Silicon, 2022, 14 : 10071 - 10079
  • [10] Thermal Effect of Analog/RF Performance, Linearity and Harmonic Distortion for L-Gate TFET
    Das, Suman
    Sharma, Bikash
    [J]. SILICON, 2022, 14 (15) : 10071 - 10079