Analysis of the dV/dt effect on an IGBT gate circuit in IPM

被引:0
|
作者
华庆 [1 ]
李泽宏 [1 ]
张波 [1 ]
黄祥钧 [2 ]
程德凯 [2 ]
机构
[1] State Key Laboratory of Electronic Thin Films and Integrated Devices,University of Electronic Science and Technology of China
[2] Midea Air-Conditioning & Refrigeration Research Institute
关键词
IGBT; dV/dt; voltage spike; IPM;
D O I
暂无
中图分类号
TN322.8 [];
学科分类号
摘要
The effect of dV/dt on the IGBT gate circuit in IPM is analyzed both by simulation and experiment.It is shown that a voltage slope applied across the collector-emitter terminals of the IGBT can induce a gate voltage spike through the feedback action of the parasitic capacitances of the IGBT.The dV/dt rate,gate-collector capacitance, gate-emitter capacitance and gate resistance have a direct influence on this voltage spike.The device with a higher dV/dt rate,gate-collector capacitance,gate resistance and lower gate-emitter capacitance is more prone to dV/dt induced self turn-on.By optimizing these parameters,the dV/dt induced voltage spike can be effectively controlled.
引用
收藏
页码:64 / 68
页数:5
相关论文
共 50 条
  • [31] 不同因素对IGBT温敏参数dV/dt的影响
    袁逸超
    向大为
    电源学报, 2016, 14 (06) : 35 - 39+66
  • [32] Investigation Into IGBT dV/dt During Turn-Off and Its Temperature Dependence
    Bryant, Angus
    Yang, Shaoyong
    Mawby, Philip
    Xiang, Dawei
    Ran, Li
    Tavner, Peter
    Palmer, Patrick R.
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2011, 26 (10) : 3019 - 3031
  • [33] dI/dt和dV/dt控制的自适应电流型IGBT栅极驱动
    刘畅
    杨硕瀚
    童乔凌
    李启东
    华中科技大学学报(自然科学版), 2024, 52 (09) : 9 - 15
  • [34] Designing a SiC MOSFETs Gate Driver with High dv/dt Immunity and Rapid Short Circuit Protection for xEV Drivetrain Inverter
    Zhou, Hao
    Ye, Chunxian
    Zhan, Xubiao
    Wang, Zhenmin
    2019 22ND INTERNATIONAL CONFERENCE ON ELECTRICAL MACHINES AND SYSTEMS (ICEMS 2019), 2019, : 5666 - 5670
  • [35] Circuit limits dV/dt and capacitor inrush at regulator turn-on
    Woodward, W. Stephen
    EDN, 2007, 52 (21) : 82 - +
  • [36] DRIVING METHOD FOR pnpn SWITCH WITH dv/dt PROTECTION CIRCUIT.
    Suzuki, Masayoshi
    Sagawa, Akio
    Izaki, Naoyuki
    Kawakami, Hideaki
    Electronics and Communications in Japan, Part II: Electronics (English translation of Denshi Tsushin Gakkai Ronbunshi), 1987, 70 (02): : 19 - 29
  • [37] Fault Detection Circuit Based on IGBT Gate Signal
    Flores, E.
    Claudio, A.
    Aguayo, J.
    Hernandez, L.
    IEEE LATIN AMERICA TRANSACTIONS, 2016, 14 (02) : 541 - 548
  • [38] Design of IGBT gate drive circuit with SOA consideration
    Luo, Junyang
    Liang, Yung C.
    Cho, Byung-Jin
    Proceedings of the IEEE International Conference on Power Electronics, Drives & Energy Systems for Industrial Growth, PEDES, 1 : 307 - 311
  • [39] Simulation Study of Trench IGBT with Diode-Clamped P-Well for High dI/dt and dV/dt Controllability
    Chen, Rongxin
    Yi, Bo
    Kong, Moufu
    Chen, Xingbi
    2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,
  • [40] A Dual Hole Barriers IGBT with High dV/dt Controllability and Extreme Low EMI Noise
    Zhang, ShuYi
    Chen, Wanjun
    Xu, Xiaorui
    Liu, Chao
    Chen, Nan
    Zhou, Qi
    Zhang, Bo
    2021 5TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE (EDTM), 2021,