PDSOI DTMOS for analog and RF application

被引:0
|
作者
王一奇 [1 ,2 ]
刘梦新 [1 ,2 ]
毕津顺 [1 ,2 ]
韩郑生 [1 ,2 ]
机构
[1] Institute of Microelectronics,Chinese Academy of Sciences
[2] Key Laboratory of Microelectronics Devices & Integrated Technology,Chinese Academy of Sciences
关键词
silicon-on-insulator; dynamic threshold voltage; analog and RF characteristics;
D O I
暂无
中图分类号
TN405 [制造工艺];
学科分类号
080903 ; 1401 ;
摘要
Based on the platform of 0.35μm PDSOI CMOS process technology,the partially depleted siliconon -insulator dynamic threshold voltage(PDSOI DT) NMOS with an H-gate was implemented.The analog characteristics and RF characteristics of the gate-body contacted dynamic threshold voltage H-gate NMOS and conventional H-gate NMOS were performed and compared.Furthermore,the fundamental operation principle and physical mechanism of the PDSOI H-gate DTMOS compared with the conventional H-gate NMOS are analyzed in detail.The results indicate that the cutoff frequency can reach 40 GHz and the maximum oscillation frequency 29.43 GHz as V;= 0.7 V and V;= 1V.
引用
收藏
页码:52 / 56
页数:5
相关论文
共 50 条
  • [1] PDSOI DTMOS for analog and RF application
    Wang Yiqi
    Liu Mengxin
    Bi Jinshun
    Han Zhengsheng
    JOURNAL OF SEMICONDUCTORS, 2011, 32 (05)
  • [2] 130nm PDSOI DTMOS体延迟研究
    毕津顺
    韩郑生
    海潮和
    半导体技术, 2010, 35 (09) : 868 - 870
  • [3] Analog Multiplier Using DTMOS-CCII Suitable For Biomedical Application
    Prerna
    Niranjan, Vandana
    2015 INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION & AUTOMATION (ICCCA), 2015, : 1353 - 1357
  • [4] The DTMOS based UHF RF to DC Conversion
    Chouhan, Shailesh Singh
    Halonen, Kari
    2013 IEEE 20TH INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2013, : 629 - 632
  • [5] Current mirror featuring DTMOS for analog single-event transient mitigation in space application
    Liu, Jingtian
    Xu, Xinyu
    Sun, Qian
    Liang, Bin
    Chen, Jianjun
    Chi, Yaqing
    Guo, Yang
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2020, 35 (08)
  • [6] A DTMOS based Four-Quadrant Analog Multiplier
    Ozer, Emre
    ELECTRICA, 2020, 20 (02): : 207 - 217
  • [7] DTMOS technique for low-voltage analog circuits
    Maymandi-Nejad, Mohammad
    Sachdev, Manoj
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (10) : 1151 - 1156
  • [8] Circuit performance improvement using PDSOI-DTMOS devices with a novel optimal sizing scheme considering body parasitics
    Anand, Bulusu
    Rao, V. Ramgopal
    Desai, M. P.
    2007 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 240 - 243
  • [9] Analog Performance of Bulk and DTMOS Triple-Gate Devices
    Cano de Andrade, Maria Glria
    Martino, Joao Antonio
    MICROELECTRONICS TECHNOLOGY AND DEVICES - SBMICRO 2010, 2010, 31 (01): : 67 - 74
  • [10] DTMOS Based High Bandwidth Four-Quadrant Analog Multiplier
    Basak, Muhammed Emin
    Ozer, Emre
    Kacar, Firat
    Ozenli, Deniz
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2020, 50 (02): : 137 - 146