Analysis of flatband voltage shift of metal/high-k/SiO2/Si stack based on energy band alignment of entire gate stack

被引：0
|
作者：
韩锴 [1 ]
王晓磊 [2 ]
徐永贵 [1 ]
杨红 [2 ]
王文武 [2 ]
机构：
[1] Department of Physics and Electronic Science, Weifang University
[2] Key Laboratory of Microelectronics Devices & Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences
来源：
Chinese Physics B | 2014年 / 23卷 / 11期
关键词：
metal gate; high-k dielectric; band alignment; Vfbshift;
D O I：
暂无
中图分类号：
O481.1 [能带论];
学科分类号：
070205 ; 0805 ; 080502 ; 0809 ;
摘要：
A theoretical model of flatband voltage(VFB) of metal/high-k/SiO2/Si stack is proposed based on band alignment of entire gate stack, i.e., the VFBis obtained by simultaneously considering band alignments of metal/high-k, high-k/SiO2 and SiO2/Si interfaces, and their interactions. Then the VFBof TiN/HfO2/SiO2/Si stack is experimentally obtained and theoretically investigated by this model. The theoretical calculations are in good agreement with the experimental results.Furthermore, both positive VFBshift of TiN/HfO2/SiO2/Si stack and Fermi level pinning are successfully interpreted and attributed to the dielectric contact induced gap states at TiN/HfO2 and HfO2/SiO2 interfaces.
引用
收藏
页码：540 / 544
页数：5
相关论文
共 50 条
  • [31] The influence of lanthanum doping on the band alignment in Si/SiO2/HfO2 gate stack of nano-MOSFETs: A first principles investigation
    Nadimi, Ebrahim
    Schreiber, Michael
    PHYSICA STATUS SOLIDI B-BASIC SOLID STATE PHYSICS, 2017, 254 (10):
  • [32] Systematic study of the effect of La2O3 incorporation on the flatband voltage and Si band bending in the TiN/HfO2/SiO2/p-Si stack
    Di, Ming
    Bersch, Eric
    Clark, Robert D.
    Consiglio, Steven
    Leusink, Gert J.
    Diebold, Alain C.
    JOURNAL OF APPLIED PHYSICS, 2010, 108 (11)
  • [33] A two-dimensional threshold voltage analytical model for metal-gate/high-k/SiO2/Si stacked MOSFETs
    Ma Fei
    Liu Hong-Xia
    Fan Ji-Bin
    Wang Shu-Long
    CHINESE PHYSICS B, 2012, 21 (10)
  • [34] A two-dimensional threshold voltage analytical model for metal-gate/high-k/SiO2 /Si stacked MOSFETs
    马飞
    刘红侠
    樊继斌
    王树龙
    Chinese Physics B, 2012, (10) : 443 - 449
  • [35] Metal gate/high-K dielectric stack on Si cap/ultra-thin pure Ge epi/Si substrate
    Yeo, Chia Ching
    Lee, M. H.
    Lee, C. W.
    Liu, C. W.
    Choi, K. J.
    Lee, T. W.
    Cho, B. J.
    2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 107 - 110
  • [36] Breakdown phenomena of Al-based high-k dielectric/SiO2 stack on 4H-SiC
    Kumta, A.
    Rusli
    Xia, J. H.
    APPLIED PHYSICS LETTERS, 2009, 94 (23)
  • [37] Electron Energy-Loss Spectrum Imaging of an HfSiO High-k Dielectric Stack with a TaN Metal Gate
    MacKenzie, M.
    Craven, A. J.
    McComb, D. W.
    McGilvery, C. M.
    McFadzean, S.
    De Gendt, S.
    MICROSCOPY OF SEMICONDUCTING MATERIALS 2007, 2008, 120 : 313 - +
  • [38] High quality interfacial layer formation for Si0.75Ge0.25 (100) high-k metal gate stack
    Siddiqui, S.
    Galatage, R.
    Zhao, W.
    Muthinti, G. Raja
    Fronheiser, J.
    Srinivasan, P.
    Triyoso, D. H.
    Sporer, R.
    Jagannathan, H.
    Haran, B.
    Knorr, A.
    MICROELECTRONIC ENGINEERING, 2020, 223
  • [39] Charge Trapping Analysis of Metal/Al2O3/SiO2/Si, Gate Stack for Emerging Embedded Memories
    Khosla, Robin
    Rolseth, Erlend Granbo
    Kumar, Pawan
    Vadakupudhupalayam, Senthil Srinivasan
    Sharma, Satinder K.
    Schulze, Joerg
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2017, 17 (01) : 80 - 89
  • [40] Metal/High-k/Metal Nanocrystal/SiO2 Gate Stacks for NAND Flash Applications
    Mahapatra, Souvik
    Singh, Pawan K.
    PHYSICS AND TECHNOLOGY OF HIGH-K GATE DIELECTRICS 7, 2009, 25 (06): : 481 - 490
12345