Multifunctional In-Memory Analog-to-Digital Converter for Next-Gen Compute-in-Memory Systems

被引:0
|
作者
Im, Jiseong [1 ]
Ko, Jonghyun [1 ]
Hwang, Joon [1 ]
Kim, Jangsaeng [1 ]
Shin, Wonjun [2 ]
Koo, Ryun-Han [1 ]
Park, Minkyu [1 ]
Park, Sung-Ho [1 ]
Choi, Woo Young [1 ]
Kim, Jae-Joon [1 ]
Lee, Jong-Ho [1 ]
机构
[1] Seoul Natl Univ, Coll Engn, Interuniv Semicond Res Ctr, Dept Elect & Comp Engn, Seoul 08826, South Korea
[2] Sungkyunkwan Univ, Dept Semicond Convergence Engn, Suwon 16419, South Korea
基金
新加坡国家研究基金会;
关键词
analog-to-digital converter; compute-in-memory; flash thin-film-transistor; hardware-based artificial intelligence; neuromorphic computing; CMOS;
D O I
10.1002/aisy.202400594
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Compute-in-memory (CIM) technology based on emerging nonvolatile memories (NVMs) has shown promise in enhancing artificial intelligence applications by integrating computation directly within NVM arrays. However, the efficiency of CIM systems is often curtailed by the substantial overhead that is caused by traditional complementary metal-oxide-semiconductor (CMOS)-based analog-to-digital converters (ADCs). Here, we report an in-memory ADC (IMADC) that leverages NVMs to perform the dual functionalities of reference generation and voltage comparison, effectively minimizing the area occupancy and energy consumption, is reported. The IMADC not only significantly outperforms traditional ADCs but also enables the inherent processing of nonlinear activation functions such as the sigmoid function, which is required for neural networks. The IMADC-based CIM system achieves software-comparable accuracy in CIFAR-10 image classification on the VGG-9 network. The IMADC exhibits significantly reduced area occupancy (45 mu m2) and energy consumption (29.6 fJ) compared to conventional CMOS-based ADCs. The IMADC, compatible with various types of NVMs, demonstrates significant potential for enhancing the efficiency of CIM systems in terms of area occupancy and energy consumption.
引用
收藏
页数:9
相关论文
共 50 条
  • [41] PCM-Based Analog Compute-In-Memory: Impact of Device Non-Idealities on Inference Accuracy
    Sun, X.
    Khwa, W. S.
    Chen, Y. S.
    Lee, C. H.
    Lee, H. Y.
    Yu, S. M.
    Naous, R.
    Wu, J. Y.
    Chen, T. C.
    Bao, X.
    Chang, M. F.
    Diaz, C. H.
    Wong, H-S P.
    Akarvardar, K.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (11) : 5585 - 5591
  • [42] A 10T SRAM Compute-In-Memory Macro with Analog MAC Operation and Time Domain Conversion
    Park, Hyunchul
    Lee, Kyeongho
    Park, Jongsun
    2022 IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS 2022): INTELLIGENT TECHNOLOGY IN THE POST-PANDEMIC ERA, 2022, : 455 - 458
  • [43] Digital and Analog-Mixed-Signal In-Memory Processing in CMOS SRAM
    Jaiswal, Akhilesh
    Agrawal, Amogh
    Chakraborty, Indranil
    Ali, Mustafa Fayez
    Roy, Kaushik
    GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, : 371 - 371
  • [44] Calculation of dynamic characteristics of the memory circuit for analog-to-digital information converters
    Marcinkevinus, A
    Jasonis, V
    EMD' 2004: XIV INTERNATIONAL CONFERENCE ON ELECTROMAGNETIC DISTURBANCES, PROCEEDINGS, 2004, : 211 - 214
  • [45] AFE-CIM: A Current-Domain Compute-In-Memory Macro for Analog-to-Feature Extraction
    Sharma, Sudarshan
    Wang, Wei-Chun
    DeLude, Coleman
    Lee, Minah
    Rahman, Nael Mizanur
    Kidambi, Narasimha Vasishta
    Romberg, Justin
    Mukhopadhyay, Saibal
    IEEE 49TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE, ESSCIRC 2023, 2023, : 33 - 36
  • [46] A 44.3 TOPS/W SRAM Compute-in-Memory With Near-CIM Analog Memory and Activation for DAC/ADC-Less Operations
    Chen, Peiyu
    Wu, Meng
    Zhao, Wentao
    Ma, Yufei
    Jia, Tianyu
    Ye, Le
    IEEE SOLID-STATE CIRCUITS LETTERS, 2024, 7 : 299 - 302
  • [47] Fully differential CMOS current memory cell for analog-to-digital converters
    Bernal, O
    Cousineau, M
    Standarovski, D
    Lescure, M
    ISSCS 2005: International Symposium on Signals, Circuits and Systems, Vols 1 and 2, Proceedings, 2005, : 291 - 294
  • [48] Fully Digital, Standard-Cell-Based Multifunction Compute-in-Memory Arrays for Genome Sequencing
    Lanius, Christian
    Gemmeke, Tobias
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024, 32 (01) : 30 - 41
  • [49] Analog-to-digital converter loading analysis considerations for satellite communications systems
    Taggart, David
    Kumar, Rajendra
    Krikorian, Yogi
    Goo, Gary
    Chen, Joseph
    Martinez, Robert
    Tam, Tom
    Serhal, Edward
    2007 IEEE AEROSPACE CONFERENCE, VOLS 1-9, 2007, : 1339 - 1354
  • [50] MULTICHANNEL ANALOG-DIGITAL CONVERTER WITH BUFFER MEMORY.
    Bruk, V.L.
    Vorob'ev, V.K.
    Tishin, V.G.
    1600, (27):