A 44.3 TOPS/W SRAM Compute-in-Memory With Near-CIM Analog Memory and Activation for DAC/ADC-Less Operations

被引：1

作者：

Chen, Peiyu ^{[1
]}

Wu, Meng ^{[1
]}

Zhao, Wentao ^{[1
]}

Ma, Yufei ^{[1
]}

Jia, Tianyu ^{[1
]}

Ye, Le ^{[1
]}

机构：

[1] Peking Univ, Sch Integrated Circuits, Beijing 100871, Peoples R China

来源：

IEEE SOLID-STATE CIRCUITS LETTERS | 2024年 / 7卷

基金：

中国国家自然科学基金;

关键词：

In-memory computing; Analog memory; Computer architecture; Common Information Model (computing); Solid state circuits; Capacitors; Random access memory; analog nonlinearity activation; compute-in-memory (CIM); DAC/ADC-less; SRAM;

D O I：

10.1109/LSSC.2024.3418099

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this letter, we present an analog compute-in-memory (CIM) macro design which incorporates near-CIM analog memory and nonlinearity activation unit (NAU) to alleviate the DAC/ADC power bottleneck. Fully differential analog memory is designed with switched capacitor storage circuits. Activation function, e.g., rectified linear unit, is also performed in analog domain in NAU. The CIM macro is fabricated using TSMC 55-nm technology, with a peak macro-level efficiency of 44.3 TOPS/W and a system energy efficiency of 27.7 TOPS/W for analog input and output with 4-bit weight. The near-CIM analog memory and NAU solution brings 76.0% energy reduction compared with DAC/ADC solution, which contributes 1.34x to 2.37x energy efficiency improvement.

引用

页码：299 / 302

页数：4

共 25 条

[1] A Resonant Time-Domain Compute-in-Memory (rTD-CiM) ADC-Less Architecture for MAC Operations
Challagundla, Dhandeep
Bezzam, Ignatius
Islam, Riadul
PROCEEDING OF THE GREAT LAKES SYMPOSIUM ON VLSI 2024, GLSVLSI 2024, 2024, : 268 - 271
[2] Partial-sum Quantization for near ADC-Less Compute-In-Memory Accelerators
Saxena, Utkarsh
Roy, Kaushik
2023 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, ISLPED, 2023,
[3] Towards ADC-Less Compute-In-Memory Accelerators for Energy Efficient Deep Learning
Saxena, Utkarsh
Chakraborty, Indranil
Roy, Kaushik
PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022), 2022, : 624 - 627
[4] An SRAM Compute-In-Memory Macro Based on Direct Coupling SAR ADC and DAC Reuse
Ma, Yongteng
Yu, Xuliang
Tan, Zhichao
Zhao, Liang
2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
[5] A 28-nm 50.1-TOPS/W P-8T SRAM Compute-In-Memory Macro Design With BL Charge-Sharing-Based In-SRAM DAC/ADC Operations
Lee, Kyeongho
Kim, Joonhyung
Park, Jongsun
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024, 59 (06) : 1926 - 1937
[6] Total Ionizing Dose Effects of SRAM-Based Compute-In-Memory Macro With Analog MAC Operations
Tan, Jinzhe
Li, Renlong
Ding, Ding
Chen, Zhuojun
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2025, 72 (02) : 147 - 153
[7] A 106TOPS/W SRAM COMPUTE-IN-MEMORY MACRO IN 28NM WITH RECONFIGURABLE BITWISE OPERATION FOR AI
Meng, Yiqi
Chen, Yekuan
Chen, Yiling
Sun, Guoquan
Ma, De
Zhu, Xiaolei
CONFERENCE OF SCIENCE & TECHNOLOGY FOR INTEGRATED CIRCUITS, 2024 CSTIC, 2024,
[8] FLEX-CIM: A Flexible Kernel Size 1-GHz 181.6-TOPS/W 25.63-TOPS/mm2 Analog Compute-in-Memory Macro
Fu, Yuzhao
Yu, Wei-Han
Un, Ka-Fai
Chan, Chi-Hang
Zhu, Yan
Zhang, Minglei
Martins, Rui P.
Mak, Pui-In
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024, 59 (09) : 3021 - 3031
[9] A Novel 9T1C-SRAM Compute-In-Memory Macro With Count-Less Pulse-Width Modulation Input and ADC-Less Charge-Integration-Count Output
Zhang, Kaili
Zhang, Deming
Song, Mingyang
Guo, Zhipeng
Wang, You
Wang, Chengzhi
Zhang, Yue
Zeng, Lang
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2023, 70 (10) : 3944 - 3953
[10] A 2941-TOPS/W Charge-Domain 10T SRAM Compute-in-Memory for Ternary Neural Network
Cheon, Sungsoo
Lee, Kyeongho
Park, Jongsun
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2023, 70 (05) : 2085 - 2097

← 1 2 3 →