Redundancy based Resistor String DAC with an all digital calibration algorithm

被引：0
|
作者：
Bruce, Isaac [1 ]
Darko, Emmanuel Nti [1 ]
Odion, Ekaniyere Oko [1 ]
Crabb, Matthew [1 ]
Chen, Degang [1 ]
机构：
[1] Iowa State Univ, Ames, IA 50011 USA
来源：
2024 IEEE 67TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, MWSCAS 2024 | 2024年
关键词：
sub-radix; digital-to-analog converter (DAC); matching; string DAC; Integral Non-linearity (INL);
D O I：
10.1109/MWSCAS60917.2024.10658819
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a novel 3-segment interpolating resistor string ladder DAC with sub-radix/redundancy characteristics in the DAC transfer curve. A simple all-digital calibration algorithm is presented which trades off resolution for linearity. The design is shown to reduce the area overhead significantly compared to the conventional resistor string DAC. A 15-bit version of the DAC using poly-resistors is designed in the TSMC 180nm process and the calibration algorithm implemented in MATLAB to obtain a 13-bit linear DAC with a worst case INL of 0.78LSBs across 100 Monte-Carlo iterations with resistor matching at only the 5-bit level.
引用
收藏
页码：571 / 575
页数：5
相关论文
共 50 条
  • [31] A design-based structural test method for a switched-resistor DAC
    Ma, Lei
    Seuren, Geert
    van Rijsinge, Robert
    Bastiaansen, Corne
    van der Dussen, Leon
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2007, 23 (06): : 559 - 567
  • [32] A Redundancy-Based Calibration Technique for High-Speed Digital-to-Analog Converters
    Kim, Jintae
    Modjtahedi, Siamak
    Yang, Chih-Kong Ken
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (11) : 2395 - 2407
  • [33] Temperature Calibration Technique Based on On-Chip Resistor
    Narczyk, Pawel
    Siwiec, Krzysztof
    Pleskacz, Witold A.
    PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS - MIXDES 2017, 2017, : 328 - 332
  • [34] A Design-Based Structural Test Method for a Switched-Resistor DAC
    Lei Ma
    Geert Seuren
    Robert van Rijsinge
    Corné Bastiaansen
    Leon van der Dussen
    Journal of Electronic Testing, 2007, 23 : 559 - 567
  • [35] AN OPTIMAL ALGORITHM TO COMPUTE ALL THE COVERS OF A STRING
    MOORE, D
    SMYTH, WF
    INFORMATION PROCESSING LETTERS, 1994, 50 (05) : 239 - 246
  • [36] A Modified Folded Multi-LSB Decided Resistor String Digital to Analog Converter
    Salem, Sanaz
    Hakimi, Ahmad
    2016 24TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2016, : 148 - 151
  • [37] SAR ADC Algorithm with Redundancy and Digital Error Correction
    Ogawa, Tomohiko
    Kobayashi, Haruo
    Takahashi, Yosuke
    Takai, Nobukazu
    Hotta, Masao
    San, Hao
    Matsuura, Tatsuji
    Abe, Akira
    Yagi, Katsuyoshi
    Mori, Toshihiko
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2010, E93A (02) : 415 - 423
  • [38] A digital calibration technique for the correction of glitches in high-speed DAC's
    Catteau, B.
    Rombouts, P.
    Weyten, L.
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1477 - 1480
  • [39] Digital compass with automatic calibration algorithm
    Liu, Y
    Wang, YT
    Hu, XM
    PROCEEDINGS OF THE SECOND INTERNATIONAL SYMPOSIUM ON INSTRUMENTATION SCIENCE AND TECHNOLOGY, VOL 1, 2002, : 134 - 139
  • [40] A New 12-bit 100-MS/Sec Resistor String DAC in 0.35-μm CMOS Process
    Hatamzadeh, Narges
    Esmailbeygi, Hossein
    Lotfizad, Mojtaba
    2019 IEEE 5TH CONFERENCE ON KNOWLEDGE BASED ENGINEERING AND INNOVATION (KBEI 2019), 2019, : 316 - 321
12345