Redundancy based Resistor String DAC with an all digital calibration algorithm

被引:0
|
作者
Bruce, Isaac [1 ]
Darko, Emmanuel Nti [1 ]
Odion, Ekaniyere Oko [1 ]
Crabb, Matthew [1 ]
Chen, Degang [1 ]
机构
[1] Iowa State Univ, Ames, IA 50011 USA
关键词
sub-radix; digital-to-analog converter (DAC); matching; string DAC; Integral Non-linearity (INL);
D O I
10.1109/MWSCAS60917.2024.10658819
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a novel 3-segment interpolating resistor string ladder DAC with sub-radix/redundancy characteristics in the DAC transfer curve. A simple all-digital calibration algorithm is presented which trades off resolution for linearity. The design is shown to reduce the area overhead significantly compared to the conventional resistor string DAC. A 15-bit version of the DAC using poly-resistors is designed in the TSMC 180nm process and the calibration algorithm implemented in MATLAB to obtain a 13-bit linear DAC with a worst case INL of 0.78LSBs across 100 Monte-Carlo iterations with resistor matching at only the 5-bit level.
引用
收藏
页码:571 / 575
页数:5
相关论文
共 50 条
  • [1] A resistor string DAC for video processing
    Liu, De-Ji
    Lin, Chien-Hung
    Yi, Shu-Chung
    Chen, Jin-Jia
    2007 THIRD INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION HIDING AND MULTIMEDIA SIGNAL PROCESSING, VOL II, PROCEEDINGS, 2007, : 503 - 506
  • [2] A Segmented Resistor-String DAC Based Stimulus Generator for ADC Linearity Testing
    Ting, Hsin-Wen
    Wu, Zi-Tao
    Yan, Jian-Zhou
    Wu, Hsin-Ying
    2018 7TH IEEE INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE), 2018, : 247 - 250
  • [3] STATISTICAL AVERAGING BASED LINEARITY OPTIMIZATION FOR RESISTOR STRING DAC ARCHITECTURES IN NANOSCALE PROCESSES
    Kosakowski, Martin
    Wittmann, Reimund
    Schardein, Werner
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2008, : 261 - +
  • [4] A 10-bit Resistor-Floating-Resistor-String DAC (RFR-DAC) for High Color-Depth LCD Driver ICs
    Lu, Chih-Wen
    Yin, Ping-Yeh
    Hsiao, Ching-Min
    Chang, Mau-Chung Frank
    Lin, Yo-Sheng
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (10) : 2454 - 2466
  • [5] Digital DAC calibration technique for ΔΣ and incremental modulators
    Yu, W.
    Temes, G. C.
    ELECTRONICS LETTERS, 2012, 48 (13) : 754 - 755
  • [6] A new digital to analog converter resistor string architecture
    Oborn, PK
    Comer, DT
    TENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1997, : 304 - 307
  • [7] Analysis of non-ideal factors for a high precision interpolated resistor string DAC
    Chen, Li
    Duan, Yichen
    Liang, Yuhua
    MICROELECTRONICS JOURNAL, 2024, 143
  • [8] All-digital calibration algorithm based on channel multiplexing for TI-ADCs
    Xie, XiMing
    Chen, HongMei
    Yin, YongSheng
    Wang, Jian
    Li, Long
    Deng, HongHui
    Meng, Xu
    MICROELECTRONICS JOURNAL, 2022, 126
  • [9] An All-Digital Timing Mismatch Calibration Algorithm Based on Reference Channel for TIADC
    Zhong, Wei
    Dong, Yemin
    Lang, Lili
    Xiong, Wei
    Sun, Lin
    Liu, Yu
    Liu, Haijing
    Zhang, Zhenwei
    ELECTRONICS, 2024, 13 (06)
  • [10] A Design of a New Resistor String DAC for phones applications in 130nm Technology
    Farah, Fouad
    El Alaoui, Mustapha
    El Khadiri, Karim
    Qjidaa, Hassan
    Lakhassassi, Ahmed
    2018 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND COMPUTER VISION (ISCV2018), 2018,