Trench Oxide Interface States & BTI Reliability in IGBT Device

被引:0
|
作者
Sim, Zhi Lin [1 ,2 ]
Khor, Chun Wei [2 ]
Gao, Yuan [2 ]
Goh, David E. H. [2 ]
Ngwan, Voon Cheng [2 ]
机构
[1] Nanyang Technol Univ, Sch Mat Sci & Engn, 50 Nanyang Ave, Singapore, Singapore
[2] STMicroelectronics, Technol Dev & Intro, 28 Ang Mo Kio Ind Pk 2, Singapore, Singapore
关键词
IGBT; trench; interface states; oxide traps; BTI; MOSFETS;
D O I
10.1109/IPFA61654.2024.10690887
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
For trench-gated power devices, the interface between gate oxide and silicon substrate in the trench module is one of the key contributors to long-term device reliability performance, and this has become increasingly important when devices are scaled down to reduce power loss. Until now, there has been little reported work on trench oxide interface states and their impact on reliability performance. In this work, we have successfully characterized trench oxide interface states such as the quantification of interface trap density as well as reliability BTI study. A physical model was proposed to explain the BTI test and its impact on the entire trench module, including the sidewall and bottom of the trench.
引用
收藏
页数:4
相关论文
共 50 条
  • [21] A Stochastic Framework for the Time Kinetics of Interface and Bulk Oxide Traps for BTI, SILC, and TDDB in MOSFETs
    Kumar, Satyam
    Anandkrishnan, R.
    Parihar, Narendra
    Mahapatra, Souvik
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (11) : 4741 - 4748
  • [22] Electrical characteristics and reliability performance of IGBT power device packaging by chip embedding technology
    Chang, Tao-Chih
    Lee, Chang-Chun
    Hsieh, Chia-Ping
    Hung, Sheng-Che
    Cheng, Ren-Shin
    MICROELECTRONICS RELIABILITY, 2015, 55 (12) : 2582 - 2588
  • [23] Review on Methods for Trench MOSFET Gate Oxide Reliability and Switching Speed Improvement
    Seng, Ng Hong
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2010 (CSTIC 2010), 2010, 27 (01): : 21 - 26
  • [24] An Oxide Failure Reliability Model for Shallow Trench Isolation based LDMOS Devices
    Kantarovsky, Lohnatan Avraham
    Shapira, Shye
    2015 IEEE INTERNATIONAL CONFERENCE ON MICROWAVES, COMMUNICATIONS, ANTENNAS AND ELECTRONIC SYSTEMS (COMCAS), 2015,
  • [25] The pretreatment effects on gate oxide quality of a trench-typed MOSFET device
    Mosel Vitelic lnc., Taiwan
    不详
    Tamkang J. Sci. Eng., 2008, 3 (233-238):
  • [26] Investigation of the impact on device parameters of fluorine enhanced oxide in a power trench MOSFET
    Rice, Jeffrey H.
    Wu, Chun-Tai
    ION IMPLANTATION TECHNOLOGY, 2006, 866 : 279 - +
  • [27] The Pretreatment Effects on Gate Oxide Quality of a Trench-Typed MOSFET Device
    Jaw, Kuo-Liang
    Chen, Ping-Hsun
    JOURNAL OF APPLIED SCIENCE AND ENGINEERING, 2008, 11 (03): : 233 - 238
  • [28] ELECTROCHEMICAL MEASUREMENTS OF INTERFACE STATES AT THE GAAS-OXIDE INTERFACE
    FRESE, KW
    MORRISON, SR
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1979, 126 (07) : 1235 - 1241
  • [29] EFFECT OF TRENCH-GATE-OXIDE STRUCTURE ON EPROM DEVICE OPERATION.
    Rensselaer Polytechnic Inst, Troy,, NY, USA, Rensselaer Polytechnic Inst, Troy, NY, USA
    IEEE Electron Device Lett, 1987, 6
  • [30] SiC Trench IGBT with Diode-Clamped p-Shield for Oxide Protection and Enhanced Conductivity Modulation
    Wei, Jin
    Zhang, Meng
    Jiang, Huaping
    To, Suet
    Kim, SungHan
    Kim, Jun-Youn
    Chen, Kevin J.
    PRODCEEDINGS OF THE 2018 IEEE 30TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2018, : 411 - 414