共 50 条
- [1] Designing block copolymer architectures toward sub-10 nm features in robust thin films ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2015, 249
- [5] Sub-10 nm silicon FinFET devices on SOI substrate made by block copolymer lithography 2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 21 - 23
- [7] New top coat design controls orientation of sub-10 nm block copolymer domains ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2014, 247
- [8] Fabrication of sub-10 nm pattern using diblock copolymer ALTERNATIVE LITHOGRAPHIC TECHNOLOGIES, 2009, 7271
- [9] CMOS scaling toward sub-10 nm regime EDMO2003: 11TH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRON DEVICES FOR MICROWAVE AND OPTOELECTRONIC APPLICATIONS, 2003, : 30 - 34