Reliability analysis and parameter optimisation of board-level BGA packaging structures under thermal-drop impact load

被引:0
|
作者
Sun, Yanxi [1 ]
Zhen, Zixin [2 ]
Yang, Xuexia [1 ]
Zhu, Miao [1 ]
Chang, Chao [1 ]
机构
[1] Taiyuan Univ Sci & Technol, Taiyuan, Peoples R China
[2] China Aerosp Sci & Ind Crop Def Technol, Beijing, Peoples R China
基金
中国国家自然科学基金;
关键词
Parameter optimisation; BGA package; Lifetime prediction; Maximum peeling stress; Thermal-drop impact load;
D O I
10.1108/SSMT-01-2025-0003
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
PurposeAs electronic products become more pervasive, instances of their unintentional dropping during periods of high power consumption are becoming increasingly prevalent. Thermal loads can induce fatigue damage in the solder joint material, whereas drop impact loads can instantaneously impose substantial mechanical stresses. Consequently, the purpose of this paper is to investigate the mechanical behaviour of solder joints when subjected to the concurrent effects of heat and drop impact loads.Design/methodology/approachIn this paper, a three-dimensional finite element model of board-level ball grid array (BGA) package structure is established, and numerical calculations are performed based on thermal-drop impact load sequence coupling. The effects of chip thickness, solder ball height, diameter and array on its temperature field distribution, solder ball stress and average impact life are investigated. Optimisation schemes were designed using Taguchi quadrature and surface response method. The optimal combination of structural parameters to minimise solder ball peeling stress was obtained by mathematical-statistical analysis and regression analysis.FindingsThe results show that increasing the height and diameter of the solder balls is beneficial to reduce the package temperature under the actual temperature loading induced by the chip power, and the temperature is lowest when the number of solder ball arrays is 12. Under the thermal-drop impact load sequence coupling, the maximum peeling stress value appears at the edge of the contact area between the tip of the outermost fillet ball and the substrate, and the larger the height and smaller the diameter of the ball, the greater the ability to resist the drop impact load. The average collision life was 1.12 times longer at 0.34 mm solder ball height than at 0.32 mm, and 2.02 times longer at 0.56 mm diameter than at 0.58 mm. Under the same conditions, the optimisation results of surface response method are better than Taguchi orthogonal method, and the optimal parameter combinations are chip thickness 0.285 mm, solder ball diameter 0.56 mm, height 0.325 mm and pitch 0.592 mm. The maximum peeling stress is reduced by 19.50% compared with the pre-optimisation period, and the average collision lifetime is increased by 1.98 times, which realises the optimisation of structural parameters of the board-level BGA package.Originality/valueThis study investigates the reliability of the board-level BGA package structure when subjected to simultaneous thermal and drop impact loads. The investigation encompasses the effects of dimensional parameters on the stress and fatigue life of solder balls. The optimal combination of structural parameters that minimises peeling stress in solder balls is determined. The findings of this study provide a theoretical foundation for enhancing the reliability of BGA package structures under the sequential coupling of thermal-drop impact loads.
引用
收藏
页数:12
相关论文
共 50 条
  • [21] Effect of thermal aging on board level drop reliability for Pb-free BGA packages
    Chiu, TC
    Zeng, KJ
    Stierman, R
    Edwards, D
    Ano, K
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1256 - 1262
  • [22] Insights into correlation between board-level drop reliability and package-level ball impact test
    Yeh, Chang-Lin
    Lai, Yi-Shao
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 455 - +
  • [23] Uncertainty and Reliability Analysis of Chip Scale Package Subjected to Board-level Drop Test
    Sano, Masafumi
    Chou, Chan-Yen
    Hung, Tuan-Yu
    Yang, Shin-Yueh
    Chiang, Kuo-Ning
    EUROSIME 2009: THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICRO-ELECTRONICS AND MICRO-SYSTEMS, 2009, : 183 - 188
  • [24] Enhancing Board-Level Drop Impact Reliability Through Epoxy-Based Underfill Modification
    Noh, Taejoon
    Jeong, Haksan
    Jung, Seung-Boo
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2024, 14 (07): : 1200 - 1206
  • [25] Insights into correlation between board-level drop reliability and package-level ball impact test characteristics
    Yeh, Chang-Lin
    Lai, Yi-Shao
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2007, 30 (01): : 84 - 91
  • [26] Board-Level Drop Impact Reliability Analysis of Dual-Side Molding System-in-Package (SiP) Modules
    Shih, Meng-Kai
    Wu, Nan-Yi
    Lai, Wei-Hong
    Chen, Tang-Yuan
    Kao, Chin-Li
    Hung, C. P.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (01) : 215 - 221
  • [27] A critical analysis of a reliability study of ball grid array electronic components submitted to thermal aging and board-level drop test
    de Monlevade, Eduardo Franco
    Palheta Cardoso, Idelcio Alexandre
    Martha de Souza, Gilberto Francisco
    ENGINEERING FAILURE ANALYSIS, 2021, 128
  • [28] Failure Analysis of Halogen-Free Printed Circuit Board Assembly Under Board-Level Drop Test
    Chang, Hung-Jen
    Zhan, Chau-Jie
    Chang, Tao-Chih
    Chou, Jung-Hua
    JOURNAL OF ELECTRONIC PACKAGING, 2012, 134 (01)
  • [29] Board Level Energy Correlation and Interconnect Reliability Modeling under Drop Impact
    Agrawal, Akash
    Levo, Tim
    Pitarresi, James
    Roggeman, Brian
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 1694 - +
  • [30] Application of submodeling technique to transient drop impact analysis of board-level stacked die packages
    Hsu, Hsiang-Chen
    Hsu, Yu-Chia
    Lee, Hui-Yu
    Yeh, Chang-Lin
    Lai, Yi-Shao
    EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 412 - 418