A Wafer-scale heterogeneous integration thermal simulator

被引:0
|
作者
Xu, Qinzhi [1 ,2 ,3 ,4 ]
Wang, Chenghan [1 ,2 ,4 ]
Li, Zhiqiang [1 ,2 ,3 ,4 ]
Zhang, Daoqing [1 ,2 ,4 ]
Ma, Xiaoning [1 ,2 ,3 ,4 ]
Cao, He [1 ,2 ,3 ,4 ]
Liu, Jianyun [1 ,2 ,3 ,4 ]
机构
[1] State Key Lab Fabricat Technol Integrated Circuits, Beijing 100029, Peoples R China
[2] Chinese Acad Sci, Inst Microelect, Beijing 100029, Peoples R China
[3] Univ Chinese Acad Sci, Beijing 100049, Peoples R China
[4] Beijing Key Lab Three dimens & Nanometer Circuit D, Beijing 100029, Peoples R China
基金
中国国家自然科学基金;
关键词
Wafer-scale heterogeneous integration; Thermal simulation; Design space exploration; Hotspot identification; Software; DEGRADATION;
D O I
10.1016/j.applthermaleng.2025.125459
中图分类号
O414.1 [热力学];
学科分类号
摘要
The resurgence of wafer-scale heterogeneous integration necessitates efficient simulation methodologies to enable thermal-aware design space exploration, particularly for iteration-based algorithms. Existing finite element method based models are computationally prohibitive, and published finite difference method based models face scale limitations. To address these issues, this paper proposes a new finite difference method based thermal simulator, WSHITS (wafer-scale heterogeneous integration thermal simulator), equipped with an automatic wafer edge approximation algorithm. Additionally, the airflow and heatsink design effects are considered to investigate the impact of forced convection on the thermal performance. Compared with finite element method based approaches, WSHITS achieves significant performance improvements, including a 2.78x reduction in cell count and a 25.9x speedup in simulation runtime, while maintaining high accuracy with a relative error of only 0.38%. By offering flexible cell granularity and superior simulation efficiency, WSHITS is promising as an efficient thermal simulation tool in thermal-aware design space exploration, enhancing the thermal design quality of wafer-scale heterogeneous integration.
引用
收藏
页数:15
相关论文
共 50 条
  • [41] LASER-INDUCED DIODE LINKING FOR WAFER-SCALE INTEGRATION
    COHEN, SS
    WYATT, PW
    CHAPMAN, GH
    CANTER, JM
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (09) : 1533 - 1550
  • [42] Wafer-scale integration of graphene for waveguide-integrated optoelectronics
    Miseikis, Vaidotas
    Coletti, Camilla
    APPLIED PHYSICS LETTERS, 2021, 119 (05)
  • [43] Low-Temperature Wafer Bonding for Three-Dimensional Wafer-Scale Integration
    Wan, Zhe
    Winstel, Kevin
    Kumar, Arvind
    Iyer, Subramanian S.
    2018 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2018,
  • [44] Wafer-scale integration of layered 2D materials by adhesive wafer bonding
    Quellmalz, Arne
    Sawallich, Simon
    Prechtl, Maximilian
    Hartwig, Oliver
    Duesberg, Georg S.
    Lemme, Max C.
    Niklaus, Frank
    Gylfason, Kristinn B.
    2D PHOTONIC MATERIALS AND DEVICES V, 2022, 12003
  • [45] Efficient thermal dissipation in wafer-scale heterogeneous integration of single-crystalline β-Ga2O3 thin film on SiC
    Xu, Wenhui
    You, Tiangui
    Wang, Yibo
    Shen, Zhenghao
    Liu, Kang
    Zhang, Lianghui
    Sun, Huarui
    Qian, Ruijie
    An, Zhenghua
    Mu, Fengwen
    Suga, Tadatomo
    Han, Genquan
    Ou, Xin
    Hao, Yue
    Wang, Xi
    FUNDAMENTAL RESEARCH, 2021, 1 (06): : 691 - 696
  • [46] Si/InP Heterogeneous Integration Techniques from the Wafer-Scale (Hybrid Wafer Bonding) to the Discrete Transistor (Micro-Transfer Printing)
    Carter, Andrew D.
    Urteaga, Miguel E.
    Griffith, Zachary M.
    Lee, Kang-Jin
    Roderick, Jonathan
    Rowell, Petra
    Bergman, Joshua
    Hong, Sankgi
    Patti, Robert
    Petteway, Carl
    Fountain, Gill
    Ghosel, Kanchan
    Bower, Christopher A.
    2018 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2018,
  • [47] Vertical Integration of Memristors onto Foundry CMOS Dies using Wafer-Scale Integration
    Rofeh, Justin
    Sodhi, Avantika
    Payvand, Melika
    Lastras-Montano, Miguel Angel
    Ghofrani, Amirali
    Madhavan, Advait
    Yemenicioglu, Sukru
    Cheng, Kwang-Ting
    Theogarajan, Luke
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 957 - 962
  • [48] CONSTRUCTION OF A FAULT-TOLERANT GRID OF PROCESSORS FOR WAFER-SCALE INTEGRATION
    ZORAT, A
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 1987, 6 (02) : 175 - 189
  • [49] DEFECT-TOLERANT HIERARCHICAL SORTING NETWORKS FOR WAFER-SCALE INTEGRATION
    KUO, SY
    LIANG, SC
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (09) : 1212 - 1222
  • [50] FAULT-TOLERANT COMMUNICATIONS FOR WAFER-SCALE INTEGRATION OF A PROCESSOR ARRAY
    MOORE, WR
    MAHAT, R
    MICROELECTRONICS AND RELIABILITY, 1985, 25 (02): : 291 - 294