A Wafer-scale heterogeneous integration thermal simulator

被引:0
|
作者
Xu, Qinzhi [1 ,2 ,3 ,4 ]
Wang, Chenghan [1 ,2 ,4 ]
Li, Zhiqiang [1 ,2 ,3 ,4 ]
Zhang, Daoqing [1 ,2 ,4 ]
Ma, Xiaoning [1 ,2 ,3 ,4 ]
Cao, He [1 ,2 ,3 ,4 ]
Liu, Jianyun [1 ,2 ,3 ,4 ]
机构
[1] State Key Lab Fabricat Technol Integrated Circuits, Beijing 100029, Peoples R China
[2] Chinese Acad Sci, Inst Microelect, Beijing 100029, Peoples R China
[3] Univ Chinese Acad Sci, Beijing 100049, Peoples R China
[4] Beijing Key Lab Three dimens & Nanometer Circuit D, Beijing 100029, Peoples R China
基金
中国国家自然科学基金;
关键词
Wafer-scale heterogeneous integration; Thermal simulation; Design space exploration; Hotspot identification; Software; DEGRADATION;
D O I
10.1016/j.applthermaleng.2025.125459
中图分类号
O414.1 [热力学];
学科分类号
摘要
The resurgence of wafer-scale heterogeneous integration necessitates efficient simulation methodologies to enable thermal-aware design space exploration, particularly for iteration-based algorithms. Existing finite element method based models are computationally prohibitive, and published finite difference method based models face scale limitations. To address these issues, this paper proposes a new finite difference method based thermal simulator, WSHITS (wafer-scale heterogeneous integration thermal simulator), equipped with an automatic wafer edge approximation algorithm. Additionally, the airflow and heatsink design effects are considered to investigate the impact of forced convection on the thermal performance. Compared with finite element method based approaches, WSHITS achieves significant performance improvements, including a 2.78x reduction in cell count and a 25.9x speedup in simulation runtime, while maintaining high accuracy with a relative error of only 0.38%. By offering flexible cell granularity and superior simulation efficiency, WSHITS is promising as an efficient thermal simulation tool in thermal-aware design space exploration, enhancing the thermal design quality of wafer-scale heterogeneous integration.
引用
收藏
页数:15
相关论文
共 50 条
  • [21] WAFER-SCALE INTEGRATION FINALLY GOES COMMERCIAL
    COLE, BC
    ELECTRONICS-US, 1989, 62 (12): : 72 - 73
  • [22] Wafer-Scale Integration of Analog Neural Networks
    Schemmel, Johannes
    Fieres, Johannes
    Meier, Karlheinz
    2008 IEEE INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-8, 2008, : 431 - 438
  • [23] ATM switching architectures for wafer-scale integration
    MirFakhraei, N
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1996, 4 (04) : 464 - 471
  • [24] Wafer-scale heterogeneous integration InP on trenched Si with a bubble-free interface
    Lin, Jiajie
    You, Tiangui
    Jin, Tingting
    Liang, Hao
    Wan, Wenjian
    Huang, Hao
    Zhou, Min
    Mu, Fengwen
    Yan, Youquan
    Huang, Kai
    Zhao, Xiaomeng
    Zhang, Jiaxiang
    Wang, Shumin
    Gao, Peng
    Ou, Xin
    APL MATERIALS, 2020, 8 (05)
  • [25] Low-loss and broadband wafer-scale optical interposers for large-scale heterogeneous integration
    Zhang, Yichi
    Shang, Kuanping
    Zhang, Yu
    Li, Siwei
    Lin, Yi-chun
    Yoo, S. j. ben
    OPTICS EXPRESS, 2024, 32 (01): : 40 - 51
  • [26] Understanding Wafer-Scale GPU Performance using an Architectural Simulator
    Thames, Chris
    Yan, Hang
    Sun, Yifan
    14TH WORKSHOP ON GENERAL PURPOSE PROCESSING USING GPU (GPGPU 2022), 2022, : 27 - 28
  • [27] WAFER-SCALE INTEGRATION - REDUCING COSTS BY USING IC CHIPS ON THE WAFER
    CATT, I
    WIRELESS WORLD, 1981, 87 (1546): : 57 - 59
  • [28] A WAFER-SCALE VISUAL-TO-THERMAL CONVERTER
    SYRZYCKI, MJ
    CARR, L
    PARAMESWARAN, M
    IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1993, 16 (07): : 665 - 673
  • [29] RNS DIGITAL FILTERING STRUCTURES FOR WAFER-SCALE INTEGRATION
    LAMACCHIA, BW
    REDINBO, GR
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1986, 4 (01) : 67 - 80
  • [30] Integration of optical interconnects and optoelectronic elements on wafer-scale
    Dannberg, P
    Erdmann, L
    Krehl, A
    Wächter, C
    Bräuer, A
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2000, 3 (5-6) : 437 - 441