Growth and characterization of SiGe/Si superlattice for vertically stacked DRAM

被引:0
|
作者
Wang, Hailing [1 ]
Wang, Xiangsheng [1 ]
Song, Yanpeng [1 ]
Liu, Xiaomeng [1 ]
Zhang, Ying [1 ]
Liu, Xinyou [1 ]
Wang, Guilei [1 ]
Zhao, Chao [1 ]
机构
[1] Beijing Superstring Acad Memory Technol, Beijing 100176, Peoples R China
关键词
STRAIN RELAXATION; LATTICE MISMATCH; SI; DISLOCATIONS; INTERDIFFUSION; GE;
D O I
10.1007/s10854-024-14167-y
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this study, SiGe/Si superlattices films (SLs) with different tiers were epitaxially grown by reduced pressure chemical vapor deposition (RPCVD) on 300 mm Si (001) substrate. Crystal quality of SiGe/Si SLs films (relaxation, surface roughness, interface characteristics and dislocation density) were quantitative evaluated by various characterization methods. A systematic investigation was conducted on the transition process of the SiGe/Si SLs films from full strain to relaxation state with increasing stacking layers. And, the variation trend of dislocation density and surface roughness with increasing stacking layers is studied. Additionally, we examined the changes in crystal quality and dislocation density of these SLs films after thermal annealing (20 min, @700 degrees C), and all the films exhibit higher strain relaxation by generating more misfit dislocations propagating in-plane. This study provides guidance and reference for the regulation of process parameters and the design of superlattice structure in vertically stacked DRAM.
引用
收藏
页数:11
相关论文
共 50 条
  • [1] Multiple SiGe/Si layers epitaxy and SiGe selective etching for vertically stacked DRAM
    Zhenzhen Kong
    Hongxiao Lin
    Hailing Wang
    Yanpeng Song
    Junjie Li
    Xiaomeng Liu
    Anyan Du
    Yuanhao Miao
    Yiwen Zhang
    Yuhui Ren
    Chen Li
    Jiahan Yu
    Jinbiao Liu
    Jingxiong Liu
    Qinzhu Zhang
    Jianfeng Gao
    Huihui Li
    Xiangsheng Wang
    Junfeng Li
    Henry H.Radamson
    Chao Zhao
    Tianchun Ye
    Guilei Wang
    Journal of Semiconductors, 2023, (12) : 150 - 157
  • [2] Multiple SiGe/Si layers epitaxy and SiGe selective etching for vertically stacked DRAM
    Kong, Zhenzhen
    Lin, Hongxiao
    Wang, Hailing
    Song, Yanpeng
    Li, Junjie
    Liu, Xiaomeng
    Du, Anyan
    Miao, Yuanhao
    Zhang, Yiwen
    Ren, Yuhui
    Li, Chen
    Yu, Jiahan
    Liu, Jinbiao
    Liu, Jingxiong
    Zhang, Qinzhu
    Gao, Jianfeng
    Li, Huihui
    Wang, Xiangsheng
    Li, Junfeng
    Radamson, Henry H.
    Zhao, Chao
    Ye, Tianchun
    Wang, Guilei
    JOURNAL OF SEMICONDUCTORS, 2023, 44 (12)
  • [3] Multiple SiGe/Si layers epitaxy and SiGe selective etching for vertically stacked DRAM
    Zhenzhen Kong
    Hongxiao Lin
    Hailing Wang
    Yanpeng Song
    Junjie Li
    Xiaomeng Liu
    Anyan Du
    Yuanhao Miao
    Yiwen Zhang
    Yuhui Ren
    Chen Li
    Jiahan Yu
    Jinbiao Liu
    Jingxiong Liu
    Qinzhu Zhang
    Jianfeng Gao
    Huihui Li
    Xiangsheng Wang
    Junfeng Li
    Henry HRadamson
    Chao Zhao
    Tianchun Ye
    Guilei Wang
    Journal of Semiconductors, 2023, 44 (12) : 150 - 157
  • [4] ESD diodes with Si/SiGe superlattice I/O finFET architecture in a vertically stacked horizontal nanowire technology
    Simicic, Marko
    Hellings, Geert
    Chen, Shih-Hung
    Horiguchi, Naoto
    Linten, Dimitri
    2018 48TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2018, : 194 - 197
  • [5] The characterization of stacked α-Si/SiGe/α-Si sensing membrane
    Yang, CM
    Lai, CS
    Wang, CY
    Lue, CE
    Chou, JC
    Chung, WY
    Pijanowska, DG
    MICROELECTRONIC ENGINEERING, 2005, 80 : 46 - 49
  • [6] Characterization of atom diffusion in polycrystalline Si/SiGe/Si stacked gate
    Murakami, H
    Moriwaki, Y
    Fujitake, M
    Azuma, D
    Higashi, S
    Miyazaki, S
    IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (04): : 646 - 650
  • [7] SiGe/Si superlattice coolers
    Fan, XF
    Zeng, GH
    Croke, E
    Robinson, G
    LaBounty, C
    Shakouri, A
    Bowers, JE
    PHYSICS OF LOW-DIMENSIONAL STRUCTURES, 2000, 5-6 : 1 - 9
  • [8] Stacked SiGe/Si I/O FinFET device preparation in a vertically stacked gate-all-around technology
    Zhao, Fei
    Li, Yan
    Luo, Huaizhi
    Jia, Xiaofeng
    Zhang, Jiayi
    Mao, Xiaotong
    Li, Yongliang
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2023, 164
  • [9] DC and AC characteristics of Si/SiGe based vertically stacked complementary-tunneling FETs
    Thoti, Narasimhulu
    Li, Yiming
    NANOTECHNOLOGY, 2023, 34 (50)
  • [10] SiGe/Si superlattice power generators
    Zeng, GH
    Bowers, JE
    Zhang, Y
    Shakouri, A
    ICT: 2005 24TH INTERNATIONAL CONFERENCE ON THERMOELECTRICS, 2005, : 164 - 167