Improvement of Thermal Stability in Dual Mechanism Memory Using HfxAl1-xO Blocking Layer for 3D V-NAND Flash Application

被引:0
|
作者
Chu, Jun Hong [1 ]
Kim, Sheung Hun [1 ]
Kang, Changyeon [1 ]
Shin, Eui Joong [1 ]
Jeong, Jaejoong [1 ]
Park, Youngkeun [1 ]
Cho, Byung Jin [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Sch Elect Engn, Daejeon 34141, South Korea
关键词
3D V-NAND flash; charge trap flash (CTF); ferroelectric memory; dual mechanism memory; HfxAl1-xO; memory window; thermal stability;
D O I
10.1109/LED.2024.3468466
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Dual mechanism memory, which combines charge trapping and polarization switching, was demonstrated as a way to overcome the limited memory window of charge trap flash (CTF) memory. However, due to the poor thermal stability of the Hf-y Zr1-yO (HZO) film, the dual mechanism memory scheme cannot be integrated into the current 3D V-NAND flash device fabrication process where the poly-silicon channel is deposited and annealed after the HZO blocking layer is deposited. In this study, HfxAl1-xO (HAO) is investigated as the blocking layer due to its superior thermal stability. The dual mechanism memory with HAO blocking layer has achieved a 47% larger memory window compared to the device with HZO blocking layer. It is also demonstrated that the expanded memory window of the dual mechanism memory with HAO enables quad-level cell operation (QLC) with 1 V spacing between each state.
引用
收藏
页码:2375 / 2378
页数:4
相关论文
共 10 条
  • [1] Simulation Acceleration of Bit Error Rate Prediction and Yield Optimization of 3D V-NAND Flash Memory
    Kim, Yohan
    Kim, Soyoung
    IEEE ACCESS, 2023, 11 : 93956 - 93967
  • [2] A 512Gb 3b/cell 64-Stacked WL 3D V-NAND Flash Memory
    Kim, Chulbum
    Cho, Ji-Ho
    Jeong, Woopyo
    Park, Il-han
    Park, Hyun-Wook
    Kim, Doo-Hyun
    Kang, Daewoon
    Lee, Sunghoon
    Lee, Ji-Sang
    Kim, Wontae
    Park, Jiyoon
    Ahn, Yang-lo
    Lee, Jiyoung
    Lee, Jong-hoon
    Kim, Seungbum
    Yoon, Hyun-Jun
    Yu, Jaedoeg
    Choi, Nayoung
    Kwon, Yelim
    Kim, Nahyun
    Jang, Hwajun
    Park, Jonghoon
    Song, Seunghwan
    Park, Yongha
    Bang, Jinbae
    Hong, Sangki
    Jeong, Byunghoon
    Kim, Hyun-Jin
    Lee, Chunan
    Min, Young-Sun
    Lee, Inryul
    Kim, In-Mo
    Kim, Sung-Hoon
    Yoon, Dongkyu
    Kim, Ki-Sung
    Choi, Youngdon
    Kim, Moosung
    Kim, Hyunggon
    Kwak, Pansuk
    Ihm, Jeong-Don
    Byeon, Dae-Seok
    Lee, Jin-yub
    Park, Ki-Tae
    Kyung, Kye-hyun
    2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2017, : 202 - 202
  • [3] Threshold Voltage Variations of 3D V-NAND Flash Memory Devices Due to Different Positions and Angles of the Single Grain Boundary
    Lee, Jun Gyu
    Yoo, Keon-Ho
    Kim, Tae Whan
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2017, 17 (10) : 7236 - 7239
  • [4] Strategic Material Design for Highly Reliable QLC 3D V-NAND Using Bypass Resistive Random Access Memory
    Han, Geonhui
    Seo, Jongseon
    Park, Junghoon
    Hong, Minji
    Kim, Juhyung
    Lee, Kilho
    Kim, Wanki
    Ha, Daewon
    Hwang, Hyunsang
    ACS APPLIED MATERIALS & INTERFACES, 2025, 17 (13) : 19977 - 19986
  • [5] Investigation of Mechanical Stability during Electro-thermal Annealing in a 3D NAND Flash Memory String
    Kim, Yu-Jin
    Park, Jun-Young
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2022, 22 (03) : 139 - 145
  • [6] Suppression of Self-Heating Effects in 3-D V-NAND Flash Memory Using a Plugged Pillar-Shaped Heat Sink
    Park, Jun-Young
    Yun, Dae-Hwan
    Kim, Seong-Yeon
    Choi, Yang-Kyu
    IEEE ELECTRON DEVICE LETTERS, 2019, 40 (02) : 212 - 215
  • [7] Improvement of Retention Characteristics Using Doped SiN Layer Between WL Spaces in 3D NAND Flash
    Kyung, Hyewon
    Suh, Yunejae
    Jung, Youngho
    Kang, Daewoong
    IEEE ACCESS, 2024, 12 : 45112 - 45117
  • [8] Modeling of Lateral Migration Mechanism of Holes in 3D NAND Flash Memory Charge Trap Layer during Retention Operation
    Park, Jaeyeol
    Shin, Hyungcheol
    2019 SILICON NANOELECTRONICS WORKSHOP (SNW), 2019, : 61 - 62
  • [9] A 512Gb 3-bit/Cell 3D 6th-Generation V-NAND Flash Memory with 82MB/s Write Throughput and 1.2Gb/s Interface
    Kang, Dongku
    Kim, Minsu
    Jeon, Su Chang
    Jung, Wontaeck
    Park, Jooyong
    Choo, Gyosoo
    Shim, Dong-kyo
    Kavala, Anil
    Kim, Seung-Bum
    Kang, Kyung-Min
    Lee, Jiyoung
    Ko, Kuihan
    Park, Hyun-Wook
    Min, Byung-Jun
    Yu, Changyeon
    Yun, Sewon
    Kim, Nahyun
    Jung, Yeonwook
    Seo, Sungwhan
    Kim, Sunghoon
    Lee, Moo Kyung
    Park, Joo-Yong
    Kim, James C.
    Cha, Young San
    Kim, Kwangwon
    Jo, Youngmin
    Kim, Hyunjin
    Choi, Youngdon
    Byun, Jindo
    Park, Ji-hyun
    Kim, Kiwon
    Kwon, Tae-Hong
    Min, Youngsun
    Yoon, Chiweon
    Kim, Youngcho
    Kwak, Dong-Hun
    Lee, Eungsuk
    Hahn, Wook-ghee
    Kim, Ki-sung
    Kim, Kyungmin
    Yoon, Euisang
    Kim, Won-Tae
    Lee, Inryoul
    Moon, Seung Hyun
    Ihm, Jeongdon
    Byeon, Dae Seok
    Song, Ki-Whan
    Hwang, Sangjoon
    Kyung, Kye Hyun
    2019 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2019, 62 : 216 - +
  • [10] A 1Tb 4b/Cell 96-Stacked-WL 3D NAND Flash Memory with 30MB/s Program Throughput Using Peripheral Circuit Under Memory Cell Array Technique
    Huh, Hwang
    Cho, Wanik
    Lee, Jinhaeng
    Noh, Yujong
    Park, Yongsoon
    Ok, Sunghwa
    Kim, Jongwoo
    Cho, Kayoung
    Lee, Hyunchul
    Kim, Geonu
    Park, Kangwoo
    Kim, Kwanho
    Lee, Heejoo
    Chai, Sooyeol
    Kwon, Chankeun
    Cho, Hanna
    Jeong, Chanhui
    Yang, Yujin
    Goo, Jayoon
    Park, Jangwon
    Lee, Juhyeong
    Kim, Heonki
    Jo, Kangwook
    Park, Cheoljoong
    Nam, Hyeonsu
    Song, Hyunseok
    Lee, Sangkyu
    Jeong, Woopyo
    Ahn, Kun-Ok
    Jung, Tae-Sung
    2020 IEEE INTERNATIONAL SOLID- STATE CIRCUITS CONFERENCE (ISSCC), 2020, : 220 - 221