An 8-bit 1.25GS/s CMOS IF-sampling ADC with background calibration for dynamic distortion

被引：0
|
作者：
机构：
[1] Chen, Si
[2] Murmann, Boris
来源：
| 1600年 / Institute of Electrical and Electronics Engineers Inc., United States卷
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
126417
引用
收藏
相关论文
共 50 条
  • [41] An 8-bit 3.2GS/s CMOS Time-Interleaved SAR ADC with Non-Buffered Input Demultiplexing
    Reyes, Benjamin T.
    Biolato, Laura
    Galetto, Agustin C.
    Passetti, Leandro
    Solis, Fredy
    Hueda, Mario R.
    2018 IEEE 9TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2018, : 51 - 54
  • [42] A 16-mW 8-Bit 1-GS/s Digital-Subranging ADC in 55-nm CMOS
    Chung, Yung-Hui
    Wu, Jieh-Tsorng
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (03) : 557 - 566
  • [43] A CMOS 6-Bit 16-GS/s Time-Interleaved ADC Using Digital Background Calibration Techniques
    Huang, Chun-Cheng
    Wang, Chung-Yi
    Wu, Jieh-Tsorng
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (04) : 848 - 858
  • [44] An 8-bit 100-GS/s distributed DAC in 28-nm CMOS
    Huang, Hao
    Heilmeyer, Johannes
    Groezing, Markus
    Berroth, Manfred
    2014 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, 2014, : 65 - 68
  • [45] An 8-Bit 1-GS/s Asynchronous Loop-Unrolled SAR-Flash ADC With Complementary Dynamic Amplifiers in 28-nm CMOS
    Oh, Dong-Ryeol
    Moon, Kyoung-Jun
    Lim, Won-Mook
    Kim, Ye-Dam
    An, Eun-Ji
    Ryu, Seung-Tak
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 56 (04) : 1216 - 1226
  • [46] An 8-bit 125Ms/s CMOS folding ADC for Gigabit Ethernet LSI
    Yoon, K
    Lee, J
    Jeong, DK
    Kim, W
    2000 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2000, : 212 - 213
  • [47] A 165 MS/s 8-bit CMOS A/D converter with background offset cancellation
    Feygin, G
    Nagaraj, K
    Chattopadhyay, R
    Herrera, R
    Papantonopoulos, I
    Martin, D
    Wu, P
    Pavan, S
    PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 153 - 156
  • [48] A 1.2-GS/s 8-bit Two-Step SAR ADC in 65-nm CMOS with Passive Residue Transfer
    Huang, Hai
    Du, Ling
    Chiu, Yun
    2015 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2015, : 221 - 224
  • [49] A 56-GS/s 8-bit Time-Interleaved ADC With ENOB and BW Enhancement Techniques in 28-nm CMOS
    Sun, Kexu
    Wang, Guanhua
    Zhang, Qing
    Elahmadi, Salam
    Gui, Ping
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (03) : 821 - 833
  • [50] A 4GS/s 8-bit time-interleaved SAR ADC with an energy-efficient architecture in 130 nm CMOS
    Solis, Fredy
    Fernandez Bocco, Alvaro
    Galetto, Agustin C.
    Passetti, Leandro
    Hueda, Mario R.
    Reyes, Benjamin T.
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2021, 49 (10) : 3171 - 3185
12345