A Novel Five-Level Knight Multilevel Inverter With Phase Disposition Modulation Technique

被引:0
|
作者
Sambhavi, Y. Vijaya [1 ]
Vijayapriya, R. [1 ]
机构
[1] Vellore Inst Technol, Sch Elect Engn, Vellore 632014, Tamil Nadu, India
来源
IEEE ACCESS | 2024年 / 12卷
关键词
Topology; Pulse width modulation; Voltage; Capacitors; Switches; Clamps; Voltage control; Multilevel inverters; Harmonic analysis; Transformers; Control techniques; electric vehicles; multilevel inverter; neutral-point clamped inverter; phase disposition; voltage source inverter; PWM; TOPOLOGIES; CONVERTERS; SCHEMES; SYSTEM;
D O I
10.1109/ACCESS.2024.3501333
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
A novel five-level (5L) Knight MLI for power electronics applications is proposed in this paper. The proposed inverter is constructed by modifying the conventional 5L neutral point clamped multilevel inverter (NPC MLI). The NPC MLI architecture involves a large number of components for higher level and higher switching frequency operation. In this work paper, the proposed 3 Phi 5L-Knight MLI is made up by evading the usage of clamping diodes, series switches, and quadratic switches. Additionally, the phase disposition pulse width modulation (PD-PWM) control technique is also employed for the proposed 3 Phi 5 L-Knight MLI. Compared to other traditional 5L topologies, this proposed Knight MLI has fewer components and a high-quality output voltage. It can operate at several different ranges of voltage ratings without requiring power semiconductors to be connected in series. In comparison to the NPC MLI, the proposed MLI reduces the switching stress as two switches are operated per inverter leg instead of four switches. Another feature is that there is a considerable reduction in power losses as the current flows only through fewer elements. The topology attained an efficiency of approximately 92.39% under dynamic loading. Around 75% of the switches encountered one-quarter of the peak output voltage V-dc, 20% of the switches experienced half of the peak output voltage V-dc, and the remaining switches faced the peak output voltage V-dc as voltage stress. The proposed 5L MLI topology is explored thoroughly using the MATLAB simulation model. The evaluation of results is also demonstrated concerning the proposed PD-PWM technique by comparing its performance with the conventional sinusoidal PWM method. The real-time hardware-in-loop (HIL) simulator is also used to validate the simulation outcomes of the suggested model.
引用
收藏
页码:170499 / 170513
页数:15
相关论文
共 50 条
  • [41] Modulation and Voltage Balancing of a Five-Level Series-Connected Multilevel Inverter With Reduced Isolated Direct Current Sources
    Dekka, Apparao
    Beik, Omid
    Narimani, Mehdi
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2020, 67 (10) : 8219 - 8230
  • [42] A Novel Single-Phase Five-Level Transformer-less Photovoltaic(PV) Inverter
    Xiaonan Zhu
    Hongliang Wang
    Wenyuan Zhang
    Hanzhe Wang
    Xiaojun Deng
    Xiumei Yue
    中国电工技术学会电机与系统学报(英文), 2020, 4 (04) : 329 - 338
  • [43] Three-phase, Five-level Multi-level Inverter Topology
    Odeh, Charles I.
    Nnadi, Damian B.
    Obe, Emeka S.
    ELECTRIC POWER COMPONENTS AND SYSTEMS, 2012, 40 (13) : 1522 - 1532
  • [44] Novel single-phase five-level inverter utilizing digital counter control scheme
    Nwosu, Cajethan M.
    Umeogamba, Anthony I.
    Ogbuka, Cosmas U.
    JOURNAL OF ELECTRICAL ENGINEERING-ELEKTROTECHNICKY CASOPIS, 2017, 68 (03): : 188 - 193
  • [45] A Single-Phase Five-Level Inverter Topology for Distributed Sources
    Leedy, Aleck W.
    Aganah, Kennedy A.
    Abdelraziq, Muhammad
    Booth, Kristen
    2023 IEEE 2ND INDUSTRIAL ELECTRONICS SOCIETY ANNUAL ON-LINE CONFERENCE, ONCON, 2023,
  • [46] Single-Phase Five-Level Buck-Boost Inverter
    Hoan-Tien Luong
    Minh-Khai Nguyen
    Yoo, Myoung-Han
    Choi, Youn-Ok
    Cho, Geum-Bae
    2017 20TH INTERNATIONAL CONFERENCE ON ELECTRICAL MACHINES AND SYSTEMS (ICEMS), 2017,
  • [47] Fault tolerant architecture of an efficient five-level multilevel inverter with overload capability characteristics
    Chiranjeevi, Sadanala
    Pattnaik, Swapnajit
    Singh, Vinay Pratap
    IET POWER ELECTRONICS, 2020, 13 (02) : 368 - 376
  • [48] Fault diagnosis in a five-level multilevel inverter using an artificial neural network approach
    Parimalasundar, E.
    Kumar, R. Senthil
    Chandrika, V. S.
    Suresh, K.
    ELECTRICAL ENGINEERING & ELECTROMECHANICS, 2023, (01) : 31 - 39
  • [49] Simulation of simplified SVM technique for three phase five-level cascaded H-bridge inverter
    Singh, Anita
    Mahanty, Rabindra Nath
    2017 IEEE INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATION, INSTRUMENTATION AND CONTROL (ICICIC), 2017,
  • [50] A three-phase five-level inverter for DTC drives application
    Rahim, Nasrudin Abd
    Elias, Mohamad Fathi Mohamad
    Ping, Hew Wooi
    IEICE ELECTRONICS EXPRESS, 2011, 8 (01): : 1 - 7