RD-FAXID: Ransomware Detection with FPGA-Accelerated XGBoost

被引:0
|
作者
Gajjar, Archit [1 ,2 ]
Kashyap, Priyank [2 ,3 ]
Aysu, Aydin [2 ]
Franzon, Paul [2 ]
Choi, Yongjin [3 ]
Cheng, Chris [4 ]
Pedretti, Giacomo [5 ]
Ignowski, Jim [1 ]
机构
[1] Hewlett Packard Labs, Artificial Intelligence Res Lab AIRL, Ft Collins, CO 95035 USA
[2] North Carolina State Univ, Raleigh, NC 27695 USA
[3] Hewlett Packard Enterprise, Colorado Springs, CO USA
[4] Hewlett Packard Enterprise, San Jose, CA USA
[5] Hewlett Packard Labs, Artificial Intelligence Res Lab AIRL, Milpitas, CA USA
基金
美国国家科学基金会;
关键词
FPGAs; XGBoost; Binary Classification; High-Level Synthesis; Ransomware; Hardware Performance Counters; Accelerators; Machine Learning; DECISION TREE; CLASSIFICATION;
D O I
10.1145/3688396
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Over the last decade, there has been a rise in cyberattacks, particularly ransomware, causing significant disruption and financial repercussions across public and private sectors. Tremendous efforts have been spent on developing techniques to detect ransomware to, ideally, protect data or have as minimum data loss as possible. Ransomware attacks are becoming more frequent and sophisticated as there is a constant tussle between attackers and cybersecurity defenders. Machine Learning (ML) approaches have proven more effective in detecting ransomware than classical signature-based detection. In particular, tree-based algorithms such as Decision Trees (DT), Random Forest (RF), and eXtreme Gradient Boosting (XGBoost) spike up interest among cybersecurity researchers. However, due to the nature of the problem, traditional CPUs and GPUs fail to keep up with the desired performance, especially for large data workloads. Thus, the problem demands a customized solution to detect the ransomware. Here, we propose an FPGA accelerated tree-based ML model for multi-dataset ransomware detection. We show the capability of the proposed prototype to address the problem from more than one set of features, reducing false positive and negative rates to have robust predictions by looking at Hardware Performance Counters (HPCs), Operating System (OS) calls, and network traffic information simultaneously. With 1,000 samples per batch, the FPGA prototype has 65.8x and 4.1x lower latency over the CPU and GPU, respectively. Moreover, the FPGA design is up to 11.3x cost-effective and 643x energy-efficient compared to the CPU and 3x cost-effective and 16.8x energy-efficient over the GPU.
引用
收藏
页数:33
相关论文
共 50 条
  • [11] GENERATING INFRASTRUCTURE FOR FPGA-ACCELERATED APPLICATIONS
    King, Myron
    Khan, Asif
    Agarwal, Abhinav
    Arcas, Oriol
    Arvind
    2013 23RD INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2013) PROCEEDINGS, 2013,
  • [12] Generating FPGA-Accelerated DFT libraries
    D'Alberto, Paolo
    FCCM 2007: 15TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2007, : 173 - 184
  • [13] FPGA-Accelerated for Constrained High Dispersal Network
    Chen, Yanliang
    Zhu, Minghua
    Xiao, Bo
    Meng, Dan
    2017 15TH IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS AND 2017 16TH IEEE INTERNATIONAL CONFERENCE ON UBIQUITOUS COMPUTING AND COMMUNICATIONS (ISPA/IUCC 2017), 2017, : 840 - 845
  • [14] ACCLOUD (ACcelerated CLOUD): A Novel FPGA-Accelerated Cloud Archictecture
    Yazar, Alper
    Erol, Ahmet
    Schmidt, Ece Guran
    2018 26TH SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU), 2018,
  • [15] FPGA-Accelerated Samplesort for Large Data Sets
    Chen, Han
    Madaminov, Sergey
    Ferdman, Michael
    Milder, Peter
    2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), 2020, : 222 - 232
  • [16] FASED: FPGA-Accelerated Simulation and Evaluation of DRAM
    Biancolin, David
    Karandikar, Sagar
    Kim, Donggyu
    Koenig, Jack
    Waterman, Andrew
    Bachrach, Jonathan
    Asanovic, Krste
    PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), 2019, : 330 - 339
  • [17] FPGA-accelerated molecular dynamics simulations: An overview
    Yang, Xiaodong
    Mou, Shengmei
    Dou, Yong
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2007, 4419 : 293 - +
  • [18] Terabyte Sort on FPGA-Accelerated Flash Storage
    Jun, Sang-Woo
    Xu, Shuotao
    Arvind
    2017 IEEE 25TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2017), 2017, : 17 - 24
  • [19] FPGA-Accelerated Molecular Dynamics Simulations System
    Guo, He
    Su, Lili
    Wang, Yuxin
    Long, Zhu
    2009 INTERNATIONAL CONFERENCE ON SCALABLE COMPUTING AND COMMUNICATIONS & EIGHTH INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTING, 2009, : 360 - 365
  • [20] FPGA-accelerated seed generation in mercury BLASTP
    Jacob, Arpith
    Lancaster, Joseph
    Buhler, Jeremy
    Chamberlain, Roger D.
    FCCM 2007: 15TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2007, : 95 - +