RD-FAXID: Ransomware Detection with FPGA-Accelerated XGBoost

被引:0
|
作者
Gajjar, Archit [1 ,2 ]
Kashyap, Priyank [2 ,3 ]
Aysu, Aydin [2 ]
Franzon, Paul [2 ]
Choi, Yongjin [3 ]
Cheng, Chris [4 ]
Pedretti, Giacomo [5 ]
Ignowski, Jim [1 ]
机构
[1] Hewlett Packard Labs, Artificial Intelligence Res Lab AIRL, Ft Collins, CO 95035 USA
[2] North Carolina State Univ, Raleigh, NC 27695 USA
[3] Hewlett Packard Enterprise, Colorado Springs, CO USA
[4] Hewlett Packard Enterprise, San Jose, CA USA
[5] Hewlett Packard Labs, Artificial Intelligence Res Lab AIRL, Milpitas, CA USA
基金
美国国家科学基金会;
关键词
FPGAs; XGBoost; Binary Classification; High-Level Synthesis; Ransomware; Hardware Performance Counters; Accelerators; Machine Learning; DECISION TREE; CLASSIFICATION;
D O I
10.1145/3688396
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Over the last decade, there has been a rise in cyberattacks, particularly ransomware, causing significant disruption and financial repercussions across public and private sectors. Tremendous efforts have been spent on developing techniques to detect ransomware to, ideally, protect data or have as minimum data loss as possible. Ransomware attacks are becoming more frequent and sophisticated as there is a constant tussle between attackers and cybersecurity defenders. Machine Learning (ML) approaches have proven more effective in detecting ransomware than classical signature-based detection. In particular, tree-based algorithms such as Decision Trees (DT), Random Forest (RF), and eXtreme Gradient Boosting (XGBoost) spike up interest among cybersecurity researchers. However, due to the nature of the problem, traditional CPUs and GPUs fail to keep up with the desired performance, especially for large data workloads. Thus, the problem demands a customized solution to detect the ransomware. Here, we propose an FPGA accelerated tree-based ML model for multi-dataset ransomware detection. We show the capability of the proposed prototype to address the problem from more than one set of features, reducing false positive and negative rates to have robust predictions by looking at Hardware Performance Counters (HPCs), Operating System (OS) calls, and network traffic information simultaneously. With 1,000 samples per batch, the FPGA prototype has 65.8x and 4.1x lower latency over the CPU and GPU, respectively. Moreover, the FPGA design is up to 11.3x cost-effective and 643x energy-efficient compared to the CPU and 3x cost-effective and 16.8x energy-efficient over the GPU.
引用
收藏
页数:33
相关论文
共 50 条
  • [1] FAXID: FPGA-Accelerated XGBoost Inference for Data Centers using HLS
    Gajjar, Archit
    Kashyap, Priyank
    Aysu, Aydin
    Franzon, Paul
    Dey, Sumon
    Cheng, Chris
    2022 IEEE 30TH INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2022), 2022, : 113 - 121
  • [2] FPGA-Accelerated 3rd Generation DNA Sequencing
    Wu, Zhongpan
    Hammad, Karim
    Ghafar-Zadeh, Ebrahim
    Magierowski, Sebastian
    IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2020, 14 (01) : 65 - 74
  • [3] FPGA-accelerated Quantum Transport Measurements
    Haarman, Timo
    de Almeida, Antonio Sousa
    Heskes, Amber
    Zwanenburg, Floris
    Alachiotis, Nikolaos
    2023 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, ICFPT, 2023, : 44 - 52
  • [4] FPGA-accelerated simulation of computer systems
    1600, Morgan and Claypool Publishers (09):
  • [5] FPGA-Accelerated Spreading for Global Placement
    Dhar, Shounak
    Singhal, Love
    Iyer, Mahesh A.
    Pan, David Z.
    2019 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2019,
  • [6] FPGA-accelerated simulation of computer systems
    1600, Morgan and Claypool Publishers (29):
  • [7] FPGA-accelerated Complex Event Processing
    Takenaka, Takashi
    Inoue, Hiroaki
    Hosomi, Takeo
    Nakamura, Yuichi
    2015 SYMPOSIUM ON VLSI CIRCUITS (VLSI CIRCUITS), 2015,
  • [8] Trust in FPGA-accelerated Cloud Computing
    Turan, Furkan
    Verbauwhede, Ingrid
    ACM COMPUTING SURVEYS, 2021, 53 (06)
  • [9] FPGA-Accelerated Simulation of Computer Systems
    Angepat, Hari
    Chiou, Derek
    Chung, Eric S.
    Hoe, James C.
    Synthesis Lectures on Computer Architecture, 2014, 29 : 1 - 82
  • [10] Space-efficient FPGA-accelerated collision detection for virtual prototyping
    Raabe, Andreas
    Hochguertel, Stefan
    Zachmann, Gabriel
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 1541 - +