Investigation of Pocket Engineering in GNR Tunnel-FET Using Analog/RF Figures of Merit

被引：0
|
作者：
Ahmad, Akram [1 ]
Maurya, Ashish [2 ]
Kumar, Jitendra [3 ]
机构：
[1] The Department of Electronics and Communication Engineering, Presidency University, Karnataka, Bengaluru,560064, India
[2] The Department of Electronics and Communication Engineering, Kanpur Institute of Technology, Uttar Pradesh, Kanpur,208001, India
[3] The Department of Electronics Engineering, Indian Institute of Technology, Jharkhand, Dhanbad,826004, India
来源：
IEEE Transactions on Electron Devices | 2024年 / 71卷 / 12期
关键词：
D O I：
10.1109/TED.2024.3484349
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：7921 / 7927
相关论文
共 50 条
  • [1] Investigation on RF/Analog Performance in SiGe Pocket n-Tunnel FET
    Saha, Rajesh
    Panda, Deepak Kumar
    Goswami, Rupam
    [J]. IETE JOURNAL OF RESEARCH, 2024, 70 (03) : 2871 - 2877
  • [2] Influence of Germanium source on dopingless tunnel-FET for improved analog/RF performance
    Cecil, Kanchan
    Singh, Jawar
    [J]. SUPERLATTICES AND MICROSTRUCTURES, 2017, 101 : 244 - 252
  • [3] Performance improvement of SOI Tunnel-FET using pure boron and Ge pocket layer
    Baruah, Karabi
    Baruah, Satyabrat Malla Bujar
    Baishya, Srimanta
    [J]. MICROELECTRONICS JOURNAL, 2024, 149
  • [4] Impact analysis of vacancy defects on Analog/RF performance parameters of GNR FET
    Ahmad, Md Akram
    Mech, Bhubon Chandra
    Kumar, Jitendra
    [J]. MICRO AND NANOSTRUCTURES, 2022, 171
  • [5] Investigation of Analog/RF behaviour of Asymmetrical Gate Tunnel FET at Cryogenic temperatures
    Misra, Sinjini
    Bose, Chandreyee
    Ghosh, Rittik
    Saha, Priyanka
    [J]. SILICON, 2024, 16 (11) : 4753 - 4762
  • [6] FIELD EFFECT TRANSISTORS: FROM MOSFET TO TUNNEL-FET ANALOG PERFORMANCE PERSPECTIVE
    Martino, Joao A.
    Agopian, Paula G. D.
    Simoen, Eddy
    Claeys, Cor
    [J]. 2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [7] 28 FDSOI Analog and RF Figures of Merit at Cryogenic Temperatures
    Esfeh, B. Kazemi
    Masselus, M.
    Planes, N.
    Haond, M.
    Raskin, J-P
    Flandre, D.
    Kilchytska, V
    [J]. 2018 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2018, : 65 - 67
  • [8] Estimation of analog/RF figures-of-merit using device design engineering in gate stack double gate MOSFET
    Mohapatra, S. K.
    Pradhan, K. P.
    Artola, L.
    Sahu, P. K.
    [J]. MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2015, 31 : 455 - 462
  • [9] DC and RF Performance Optimization of Source Pocket Designed Hybrid-Dielectric Vertical Nanowire Tunnel-FET: Low Power Perspective
    Department of Electronics and Communication Engineering, National Institute of Technology Warangal, India
    不详
    不详
    [J]. ECS J. Solid State Sci. Technol., 2024, 12
  • [10] Design and Investigation of F-shaped Tunnel FET with Enhanced Analog/RF Parameters
    Prabhat Singh
    Dharmendra Singh Yadav
    [J]. Silicon, 2022, 14 : 6245 - 6260
12345