Investigation of Pocket Engineering in GNR Tunnel-FET Using Analog/RF Figures of Merit

被引：0
|
作者：
Ahmad, Akram [1 ]
Maurya, Ashish [2 ]
Kumar, Jitendra [3 ]
机构：
[1] The Department of Electronics and Communication Engineering, Presidency University, Karnataka, Bengaluru,560064, India
[2] The Department of Electronics and Communication Engineering, Kanpur Institute of Technology, Uttar Pradesh, Kanpur,208001, India
[3] The Department of Electronics Engineering, Indian Institute of Technology, Jharkhand, Dhanbad,826004, India
来源：
IEEE Transactions on Electron Devices | 2024年 / 71卷 / 12期
关键词：
D O I：
10.1109/TED.2024.3484349
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：7921 / 7927
相关论文
共 50 条
  • [41] Temperature impact on linearity and analog/RF performance metrics of a novel charge plasma tunnel FET
    Parmar, Nitish
    Singh, Prabhat
    Samajdar, Dip Prakash
    Yadav, Dharmendra Singh
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2021, 127 (04):
  • [42] Impact of Hetero-Dielectric Ferroelectric Gate Stack on Analog/RF Performance of Tunnel FET
    Malihe Zare
    Fateme Peyravi
    Seyed Ebrahim Hosseini
    Journal of Electronic Materials, 2020, 49 : 5638 - 5646
  • [43] Temperature impact on linearity and analog/RF performance metrics of a novel charge plasma tunnel FET
    Nitish Parmar
    Prabhat Singh
    Dip Prakash Samajdar
    Dharmendra Singh Yadav
    Applied Physics A, 2021, 127
  • [44] Impact of Hetero-Dielectric Ferroelectric Gate Stack on Analog/RF Performance of Tunnel FET
    Zare, Malihe
    Peyravi, Fateme
    Hosseini, Seyed Ebrahim
    JOURNAL OF ELECTRONIC MATERIALS, 2020, 49 (09) : 5638 - 5646
  • [45] Study of effect of gate-length downscaling on the analog/RF performance and linearity investigation of InAs-based nanowire Tunnel FET
    Biswal, Sudhansu Mohan
    Baral, Biswajit
    De, Debashis
    Sarkar, Angsuman
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 91 : 319 - 330
  • [46] Improvement in analog/RF performances of SOI TFET using dielectric pocket
    Pandey, C. K.
    Dash, D.
    Chaudhury, S.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2020, 107 (11) : 1844 - 1860
  • [47] Surface Orientated < 100 > , < 110 > , and < 111 > Silicon-based Double-Gate Tunnel-FET for Linearity and Analog/RF Performance Analysis
    Maurya, Ashish
    Koley, Kalyan
    Kumar, Pankaj
    Kumar, Jitendra
    SILICON, 2023, 15 (09) : 3829 - 3839
  • [48] Analog/RF Performance Investigation of Dopingless FET for Ultra-Low Power Applications
    Sirohi, Ankit
    Sahu, Chitrakant
    Singh, Jawar
    IEEE ACCESS, 2019, 7 : 141810 - 141816
  • [49] Investigation of Analog/RF and linearity performance with self-heating effect in nanosheet FET
    Rathore, Sunil
    Jaisawal, Rajeewa Kumar
    Kondekar, Pravin N.
    Bagga, Navjeet
    MICROELECTRONICS JOURNAL, 2023, 139
  • [50] Drain Dielectric Pocket Engineering: its Impact on the Electrical Performance of a Hetero-Structure Tunnel FET
    Panda, Shwetapadma
    Dash, Sidhartha
    SILICON, 2022, 14 (15) : 9305 - 9317
12345