HARDWARE VERIFICATION AT FUNCTIONAL DESIGN STAGE.

被引：0
|
作者：
Maruyama, Fumhiro
机构：
来源：
Journal of Information Processing | 1980年 / 3卷 / 03期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
The paper considers the reliability in logic design. A new method of verification is described that detects the inconsistencies in the hardware functional descriptions and verifies that the hardware meets the given specifications. This method is aimed basically at verifying the logic design of large-scale computers and provides an effective verification algorithm for checking the interfaces between units, in which problems of erroneous design are more frequent.
引用
收藏
页码：152 / 161
相关论文
共 50 条
  • [21] Opera on stage.
    Jacobshagen, A
    MUSIKFORSCHUNG, 2004, 57 (04): : 438 - 438
  • [22] DETERMINATION OF THE VIBRATION CHARACTERISTIS OF ELECTROMECHANICAL HAMMERS IN THE DESIGN STAGE.
    Gol'dshtein, B.G.
    Petrushina, L.G.
    Pyatov, V.L.
    Soviet mining science, 1984, 20 (04): : 297 - 301
  • [23] On stage, off stage. A memoir
    Law, R
    OPERA, 1998, 49 (07): : 878 - 879
  • [24] The birth of theatre: Stage by stage.
    Peters, SL
    LIBRARY JOURNAL, 2004, 129 (04) : 78 - +
  • [25] Hardware tools aid engineers in design verification
    Moretti, G
    EDN, 2001, 46 (19) : 77 - +
  • [26] SPECIAL ISSUE ON SYNTHESIS AND VERIFICATION OF HARDWARE DESIGN
    YASUURA, H
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1995, E78D (03) : 197 - 198
  • [27] MULTILEVEL DESIGN AND VERIFICATION OF HARDWARE SOFTWARE SYSTEMS
    PHILIPSON, L
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (03) : 714 - 719
  • [28] Special issue on synthesis and verification of hardware design
    Sasao, T
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1997, E80D (10) : 973 - 973
  • [29] CoSA: Integrated Verification for Agile Hardware Design
    Mattarei, Cristian
    Mann, Makai
    Barrett, Clark
    Daly, Ross G.
    Huff, Dillon
    Hanrahan, Pat
    PROCEEDINGS OF THE 2018 18TH CONFERENCE ON FORMAL METHODS IN COMPUTER AIDED DESIGN (FMCAD), 2018, : 7 - 11
  • [30] Enabling hardware verification through design changes
    Abdel-Hamid, AT
    Tahar, S
    Harrison, J
    FORMAL METHODS AND SOFTWARE ENGINEERING, PROCEEDINGS, 2002, 2495 : 459 - 470
12345