HARDWARE VERIFICATION AT FUNCTIONAL DESIGN STAGE.

The paper considers the reliability in logic design. A new method of verification is described that detects the inconsistencies in the hardware functional descriptions and verifies that the hardware meets the given specifications. This method is aimed basically at verifying the logic design of large-scale computers and provides an effective verification algorithm for checking the interfaces between units, in which problems of erroneous design are more frequent.