System-level application of the evolutionary product development process to manufactured goods

被引:4
|
作者
McDevitt, Carol Ann [1 ]
Cahill, Eric C. [2 ]
Stambaugh, Craig [3 ]
机构
[1] GSM Program Management Office (PMO), Cisco Systems, Inc., 110 West Taubman Drive, San Jose, CA 95134
[2] Program Management-Future Combat Systems, Boeing Company, Huntington Beach, CA 92847
[3] F135 Controls and Externals Validation, Hamilton Sundstrand, Windsor Locks, CT 06096
关键词
Decision theory - Finance - Manufacture - Product development;
D O I
10.1002/sys.20000
中图分类号
学科分类号
摘要
Current literature on software product development suggests that it is possible to develop the software architecture alongside the software itself using an evolutionary product development process. That is, engineers can delay finalization of product architecture until well along in the product development process. If there is a financial incentive to delay freezing the architecture until the latter stages of product development, could this process also be used for manufactured goods? This paper provides some examples of delayed architectural decisions, discusses when there might be financial incentives, and then shows some interesting new practices which might facilitate this process. It then comments on the applicability of this evolutionary approach to the development of the product architecture of manufactured goods, and concludes that manufactured goods can potentially realize the gains derived from an evolutionary approach to architectural design. © 2004 Wiley Periodicals, Inc.
引用
收藏
页码:144 / 152
相关论文
共 50 条
  • [31] A System-Level Synthesis Approach to Industrial Process Control Design
    Arato, Peter
    Nagy, Dezso
    Racz, Gyorgy
    2019 IEEE 23RD INTERNATIONAL CONFERENCE ON INTELLIGENT ENGINEERING SYSTEMS (INES 2019), 2019, : 53 - 58
  • [32] Application-Level Fault Tolerance as a Complement to System-Level Fault Tolerance
    Joshua Haines
    Vijay Lakamraju
    Israel Koren
    C. Mani Krishna
    The Journal of Supercomputing, 2000, 16 : 53 - 68
  • [33] Development and System-Level Simulation of Micro Electric Propulsion Feeding System
    Li P.-R.
    Wang W.-Z.
    Chen Y.
    Sun Z.-Q.
    Tuijin Jishu/Journal of Propulsion Technology, 2023, 44 (06):
  • [34] Application Level Investigation of System-Level ESD-Induced Soft Failures
    Vora, Sandeep
    Jiang, Rui
    Vasudevan, Shobha
    Rosenbaum, Elyse
    2016 38TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2016,
  • [35] Application-level fault tolerance as a complement to system-level fault tolerance
    Haines, Joshua
    Lakamraju, Vijay
    Koren, Israel
    Krishna, C. Mani
    Journal of Supercomputing, 2000, 16 (1-2): : 53 - 68
  • [36] Application-level fault tolerance as a complement to system-level fault tolerance
    Haines, J
    Lakamraju, V
    Koren, I
    Krishna, CM
    JOURNAL OF SUPERCOMPUTING, 2000, 16 (01): : 53 - 68
  • [37] Application of formal methods for system-level verification of Network on Chip
    Palaniveloo, Vinitha Arakkonam
    Sowmya, Arcot
    2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2011, : 162 - 169
  • [38] A system-level solution to domino synthesis with 2 GHz application
    Chappell, B
    Wang, X
    Patra, P
    Saxena, P
    Vendrell, J
    Gupta, S
    Varadarajan, S
    Gomes, W
    Hussain, S
    Krishnamurthy, H
    Venkateshmurthy, M
    Jain, S
    ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 164 - 171
  • [39] CoDIT: Bridging the Gap between System-Level and Component-Level Development
    Hermann, Lukas
    Bures, Tomas
    Hnetynka, Petr
    Malohlava, Michal
    SOFTWARE ENGINEERING RESEARCH, MANAGEMENT AND APPLICATIONS 2012, 2012, 430 : 159 - 175
  • [40] Development of HVDC system-level mechanical circuit breaker model
    Liu, Siyuan
    Popov, Marjan
    INTERNATIONAL JOURNAL OF ELECTRICAL POWER & ENERGY SYSTEMS, 2018, 103 : 159 - 167