共 50 条
- [41] A Low Power, Self-Biased, Bandwidth Tracking Semi-Digital PLL Design IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS DESIGN, SYSTEMS AND APPLICATIONS (ICEDSA 2012), 2012, : 135 - 140
- [42] A Low Phase Noise Fractional-N PLL for mmWave Telecom and RADAR Applications 2021 28TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (IEEE ICECS 2021), 2021,
- [45] Design of Low Noise Amplifier for Sensor Applications PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC), 2017, : 451 - 455
- [46] Tradeoff Between Loop Update Rate and Loop Bandwidth for Low Data Rate Communications in the Presence of Phase Noise 2012 IEEE AEROSPACE CONFERENCE, 2012,
- [47] Distributed amplifier design for low noise applications 2004 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2004, : 305 - 308
- [48] Dual-loop integer PLL for phase noise reduction Analog Integrated Circuits and Signal Processing, 2022, 112 : 537 - 544
- [49] Broadband Low Noise Amplifier Design For Optimal Noise and Impedance Matching 2023 IEEE WIRELESS ANTENNA AND MICROWAVE SYMPOSIUM, WAMS, 2023,
- [50] A fully-integrated low phase-noise nested-loop PLL for frequency synthesis PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 589 - 592