HIGH-SPEED DIGITAL LSIs.

被引：0

作者：

Ishikawa, Hajime ^{[1
]}

机构：

[1] Fujitsu Lab, Atsugi, Jpn, Fujitsu Lab, Atsugi, Jpn

来源：

Fujitsu Scientific and Technical Journal | 1986年 / 22卷 / 02期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

页码：93 / 97

共 50 条

[1] HIGH-SPEED DIGITAL LSIS
ISHIKAWA, H
[J]. FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 1986, 22 (02): : 93 - 97
[2] PACKAGING TECHNOLOGY OF LSIs.
Murakami, Gen
Nishi, Kunihiko
[J]. Hitachi Review, 1987, 36 (05): : 263 - 268
[3] OVERVIEW ON COMMUNICATION LSIS.
Watanabe, Makoto
[J]. 1600, (20):
[4] FAMILY OF TELECOMMUNICATIONS LSIs.
Suzuki, Toshiro
Yasunari, Kenjiro
[J]. Hitachi Review, 1987, 36 (05): : 289 - 296
[5] High-speed IP/IPsec processor LSIs
Aoki, T
Nagatomo, T
Asano, K
[J]. FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2006, 42 (02): : 214 - 226
[6] HIGH-SPEED REGENERATOR SECTION TERMINATING LSIS
YAMABAYASHI, Y
SATO, Y
MATSUOKA, S
HOHKAWA, K
[J]. ELECTRONICS LETTERS, 1993, 29 (23) : 2057 - 2058
[7] High-speed IP/IPsec processor LSIs
Aoki, Tomokazu
Nagatomo, Teruhiko
Asano, Kazuya
[J]. Fujitsu Scientific and Technical Journal, 2006, 42 (02): : 214 - 226
[8] High-Speed RISC Processor LSIs World
[J]. Denshi Joho Tsushin Gakkai Shi, 11 (1075):
[9] HIGH-SPEED DIGITAL SWITCHING TECHNOLOGY USING SPACE-DIVISION-SWITCH LSIS
YAMADA, H
KATAOKA, H
SAMPEI, T
YANO, T
[J]. IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1986, 4 (04) : 529 - 535
[10] CMOS A/D AND D/A CONVERSION LSIs.
Kaneaki, Tetsuhiko
Tani, Yasunori
Shimura, Hidekichi
[J]. National technical report, 1988, 32 (02): : 40 - 45