High-speed IP/IPsec processor LSIs

被引:0
|
作者
Aoki, T [1 ]
Nagatomo, T [1 ]
Asano, K [1 ]
机构
[1] Fujitsu LSI Solut Ltd, Kawasaki, Kanagawa, Japan
来源
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In recent years, we have seen an increase in the speed of Internet access lines together with demands for concealed communications. To meet these demands, we have developed two LSIs, the MB86977 and MB86978, which are optimized for use in gateways such as broadband VPN routers for secure, high-speed communications. The MB86977 is a high-performance IP packet processing engine. After it has been programmed, this device can process bi-directional routing, Network Address Port Translation (NAPT), Point to Point Protocol over Ethernet (PPPoE), and filtering at a 100 Mb/s full-wire speed. The MB86978 is an IPsec accelerator LSI capable of processing packets inline on the transmission path. Once this device has been programmed, it can perform bi-directional IPsec processing at a 100 Mb/s full-wire speed. This paper describes the functions, performance, and mechanisms of these two LSIs. It then describes how these LSIs are superior to software processing solutions. Lastly, this paper introduces a reference board that can facilitate rapid development of broadband VPN routers.
引用
收藏
页码:214 / 226
页数:13
相关论文
共 50 条
  • [1] High-speed IP/IPsec processor LSIs
    Aoki, Tomokazu
    Nagatomo, Teruhiko
    Asano, Kazuya
    [J]. Fujitsu Scientific and Technical Journal, 2006, 42 (02): : 214 - 226
  • [2] HIGH-SPEED DIGITAL LSIS
    ISHIKAWA, H
    [J]. FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 1986, 22 (02): : 93 - 97
  • [3] HIGH-SPEED REGENERATOR SECTION TERMINATING LSIS
    YAMABAYASHI, Y
    SATO, Y
    MATSUOKA, S
    HOHKAWA, K
    [J]. ELECTRONICS LETTERS, 1993, 29 (23) : 2057 - 2058
  • [4] HIGH-SPEED PROCESSOR FOR FASTBUS
    CAMPBELL, M
    BLATT, S
    KASHA, H
    SCHMIDT, M
    FUHRMANN, J
    LARSEN, R
    LEIPUNER, L
    MAKOWIECKI, D
    MORSE, W
    RUDOLF, T
    SIMS, W
    ZHAUNGZI, W
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1981, 28 (01) : 369 - 371
  • [5] HIGH-SPEED FFT PROCESSOR
    ALI, ZM
    [J]. IEEE TRANSACTIONS ON COMMUNICATIONS, 1978, 26 (05) : 690 - 696
  • [6] SOI/CMOS circuit design for high-speed communication LSIs
    Ueda, K
    Wada, Y
    Hirota, T
    Maeda, S
    Mashiko, K
    Hamano, H
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 1997, E80C (07) : 886 - 892
  • [7] LEAD INDUCTANCE OF TAPE CARRIER PACKAGE FOR HIGH-SPEED LSIS
    TAKADA, M
    GOFUKU, E
    NARUTAKI, Y
    SHIMAMOTO, H
    MATSUKAWA, F
    NUNOSHITA, M
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1994, 17 (04): : 584 - 589
  • [8] A SHARED MULTIBUFFER ARCHITECTURE FOR HIGH-SPEED ATM SWITCH LSIS
    KONDOH, H
    NOTANI, H
    YAMANAKA, H
    HIGASHITANI, K
    SAITO, H
    HAYASHI, I
    MATSUDA, Y
    OSHIMA, K
    NAKAYA, M
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 1993, E76C (07) : 1094 - 1101
  • [9] HIGH-SPEED LSIS FOR NEC SUPERCOMPUTER SX-3
    KATAGIRI, M
    DASAI, T
    IRIKI, S
    OHYAMA, Y
    HASEGAWA, K
    NAKAHARA, S
    MATSUMOTO, H
    [J]. NEC RESEARCH & DEVELOPMENT, 1992, 33 (02): : 161 - 169
  • [10] HIGH-SPEED JOSEPHSON PROCESSOR TECHNOLOGY
    HASUO, S
    KOTANI, S
    INOUE, A
    FUJIMAKI, N
    [J]. IEEE TRANSACTIONS ON MAGNETICS, 1991, 27 (02) : 2602 - 2609