MOS transistor thermal sub-circuit for the SPICE circuit simulator

被引：0

|

作者：

Northern Territory Univ ^{[1
]}

机构：

来源：

Microelectron J | / 4-5卷 / 229-234期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

收藏

相关论文

共 50 条

[21] COMPUTERIZATION OF MOS-TRANSISTOR CIRCUIT CALCULATION
ILIN, VN
KAMNEVA, NY
KOGAN, VL
LEMENTUEV, VA
SONIN, MS
AUTOMATION AND REMOTE CONTROL, 1975, 36 (01) : 176 - 185
[22] An MOS transistor model for analog circuit design
Cunha, AIA
Schneider, MC
Galup-Montoro, C
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (10) : 1510 - 1519
[23] A sub-circuit model of a microbolometer IR detector and its experimental validation
Saxena, Raghvendra Sahai
Panwar, Arun
Lamba, Sukhvinder Singh
Bhan, R. K.
SENSORS AND ACTUATORS A-PHYSICAL, 2011, 171 (02) : 138 - 145
[24] CIRCUIT SIMULATOR AND MULTIPLE PROCESSOR SPICE UP IC DESIGN
DEUTSCH, JT
ELECTRONIC DESIGN, 1985, 33 (29) : 119 - &
[25] Internet as a new graphical user interface for the SPICE circuit simulator
Wilamowski, B
Malinowski, A
Regnier, J
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2001, 48 (06) : 1266 - 1268
[26] A sub-circuit MOSFET model with a wide temperature range including cryogenic temperature
Jia Kan
Sun Weifeng
Shi Longxing
JOURNAL OF SEMICONDUCTORS, 2011, 32 (06)
[27] A precise event-driven MOS circuit simulator
Kage, T
Fujisawa, H
Kawafuji, F
Kitaura, T
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1996, E79A (03) : 339 - 346
[28] Fully Automated Analog Sub-Circuit Clustering with Graph Convolutional Neural Networks
Settaluri, Keertana
Fallon, Elias
PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 1714 - 1715
[29] LOMACH - A MOS CIRCUIT MASK CHECKING LOGIC SIMULATOR
SZANTO, L
COMPUTER-AIDED DESIGN, 1982, 14 (06) : 313 - 319
[30] MOS transistor modeling for RF integrated circuit design
Enz, C
PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 189 - 196

← 1 2 3 4 5 →