Study on SOC design methodology based on reusable IP cores

被引:0
|
作者
Shen, Ge
Fan, Xiao-Ya
机构
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
相关论文
共 50 条
  • [31] FPGA Verification Methodology for SiSoC Based SoC Design
    Huang, Xu
    Liu, LinTao
    Li, YuJing
    Liu, LunCai
    Huang, XiaoZong
    2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2011,
  • [32] Wireless Channel Model Based on SoC Design Methodology
    Ahmed, N. A.
    Aref, I. A.
    Rodriguez-Salazar, F.
    Elgaid, K.
    2009 4TH INTERNATIONAL CONFERENCE ON SYSTEMS AND NETWORKS COMMUNICATIONS (ICSNC 2009), 2009, : 72 - 75
  • [33] Design of SoC Verification Platform Based on VMM Methodology
    Kong, Lu
    Wu, Wu-Chen
    He, Yong
    He, Ming
    Zhou, Zhong-Hua
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 1272 - 1275
  • [34] Toward IP-based system level SoC design
    Kunkel, J
    COMPUTER, 2003, 36 (05) : 88 - 89
  • [35] Online-programming IP design and implementation based on SoC
    Yang, Wenrong
    Jiang, Chao
    Hu, Yueli
    Open Automation and Control Systems Journal, 2013, 5 (01): : 59 - 66
  • [36] The Design and Verification of Online-programming IP based on SOC
    Hu, Yueli
    Jiang, Chao
    Zhu, Anji
    Yu, Chao
    MANUFACTURING PROCESS AND EQUIPMENT, PTS 1-4, 2013, 694-697 : 2651 - 2655
  • [37] Virtual SoC platform based orthogonal stimulus verification methodology for IP designs
    Yin L.
    Huang K.
    Zhang X.
    Meng J.
    Ge H.
    Yan X.
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2010, 22 (08): : 1399 - 1405
  • [38] A Survey of High Level Synthesis Based Hardware Security Approaches for Reusable IP Cores [Feature]
    Anshul, Aditya
    Sengupta, Anirban
    IEEE CIRCUITS AND SYSTEMS MAGAZINE, 2023, 23 (04) : 44 - 62
  • [39] A Methodology for Reusable Physical Design
    Wang, Edward
    Schmidt, Colin
    Izraelevitz, Adam
    Wright, John
    Nikolic, Borivoje
    Alon, Elad
    Bachrach, Jonathan
    PROCEEDINGS OF THE TWENTYFIRST INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2020), 2020, : 243 - 249
  • [40] Reusable component IP design using refinement-based design environment
    Park, Sanggyu
    Yoon, Sangyong
    Chae, Soo-Ik
    ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 588 - 593